{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,20]],"date-time":"2026-05-20T16:02:34Z","timestamp":1779292954798,"version":"3.51.4"},"reference-count":57,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2019,1,9]],"date-time":"2019-01-09T00:00:00Z","timestamp":1546992000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1422408"],"award-info":[{"award-number":["1422408"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["J. Emerg. Technol. Comput. Syst."],"published-print":{"date-parts":[[2019,1,31]]},"abstract":"<jats:p>We present an analog-integrated circuit implementation of long short-term memory network, which is compatible with digital CMOS technology. We have used multiple-input floating gate MOSFETs as both the front-end to obtain converted analog signals and the differential pairs in proposed analog multipliers. Analog crossbar is built by the analog multiplier processing matrix and bitwise multiplications. We have shown that using current signals as internal transmission signals can largely reduce computation delay, compared to the digital implementation. We also have introduced analog blocks to work as activation functions for the algorithm. In the back-end of our design, we have used current comparators to achieve the output to be readable to external digital systems. We have designed the LSTM network with the matrix size of 16 \u00d7 16 in TSMC 180nm CMOS technology. The post-layout simulations show that the latency of one computing cycle is 1.19ns without memory, and power dissipation of the single analog LSTM computing core with 2 kilobytes SRAM at 200MHz is 460.3mW. The overhead of power dissipation due to SRAM access is 8.3%, in which the computing of each LSTM layer requires one computing cycle. The energy efficiency is 0.95TOP\/s\/W.<\/jats:p>","DOI":"10.1145\/3289393","type":"journal-article","created":{"date-parts":[[2019,1,9]],"date-time":"2019-01-09T18:36:36Z","timestamp":1547058996000},"page":"1-27","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":74,"title":["Long Short-Term Memory Network Design for Analog Computing"],"prefix":"10.1145","volume":"15","author":[{"given":"Zhou","family":"Zhao","sequence":"first","affiliation":[{"name":"Louisiana State University, Baton Rouge, LA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0357-2130","authenticated-orcid":false,"given":"Ashok","family":"Srivastava","sequence":"additional","affiliation":[{"name":"Louisiana State University, Baton Rouge, LA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lu","family":"Peng","sequence":"additional","affiliation":[{"name":"Louisiana State University, Baton Rouge, LA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qing","family":"Chen","sequence":"additional","affiliation":[{"name":"Louisiana State University, Baton Rouge, LA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,1,9]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"P. E. Allen and D. R. Holberg. 2002. CMOS Analog Circuit Design. Oxford New York.  P. E. Allen and D. R. Holberg. 2002. CMOS Analog Circuit Design. Oxford New York."},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:19971401"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665746"},{"key":"e_1_2_1_4_1","volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC\u201918)","author":"Amravati A.","unstructured":"A. Amravati , S. B. Nasir , S. Thangadurai , I. Yoon , and A. Raychowdhury . 2018. A 55nm time-domain mixed-signal neuromorphic accelerator with stochastic synapses and embedded reinforcement learning for autonomous micro-robots . In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC\u201918) . 124--126. A. Amravati, S. B. Nasir, S. Thangadurai, I. Yoon, and A. Raychowdhury. 2018. A 55nm time-domain mixed-signal neuromorphic accelerator with stochastic synapses and embedded reinforcement learning for autonomous micro-robots. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC\u201918). 124--126."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.735728"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.720396"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052454"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1049\/el:20083145"},{"key":"e_1_2_1_9_1","volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC\u201917)","author":"Bong K.","unstructured":"K. Bong , S. Choi , C. Kim , S. Kang , Y. Kim , and H. J. Yoo . 2017. A 0.62mW ultra-low-power convolutional-neural-network face-recognition processor and a CIS integrated with always-on haar-like face detector . In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC\u201917) . 248--249. K. Bong, S. Choi, C. Kim, S. Kang, Y. Kim, and H. J. Yoo. 2017. A 0.62mW ultra-low-power convolutional-neural-network face-recognition processor and a CIS integrated with always-on haar-like face detector. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC\u201917). 248--249."},{"key":"e_1_2_1_10_1","volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201917)","author":"Chang A. X. M.","unstructured":"A. X. M. Chang and E. Culurciello . 2017. Hardware accelerators for recurrent neural networks on FPGA . In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201917) . 1--4. A. X. M. Chang and E. Culurciello. 2017. Hardware accelerators for recurrent neural networks on FPGA. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201917). 1--4."},{"key":"e_1_2_1_11_1","volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC\u201916)","author":"Chen Y. H.","unstructured":"Y. H. Chen , T. Krishna , J. Emer , and V. Sze . 2016. Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks . In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC\u201916) . 262--263. Y. H. Chen, T. Krishna, J. Emer, and V. Sze. 2016. Eyeriss: An energy-efficient reconfigurable accelerator for deep convolutional neural networks. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC\u201916). 262--263."},{"key":"e_1_2_1_12_1","volume-title":"Proceedings of the IEEE Custom Integrated Circuits Conference (CICC\u201918)","author":"Conti F.","unstructured":"F. Conti , L. Cavigelli , G. Paulin , I. Susmelj , and L. Benini . 2018. Chipmunk: A systolically scalable 0.9mm<sup>2<\/sup>, 3.08Gop\/s\/mW @1.2mW accelerator for near-sensor recurrent neural network inference . In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC\u201918) . 1--4. F. Conti, L. Cavigelli, G. Paulin, I. Susmelj, and L. Benini. 2018. Chipmunk: A systolically scalable 0.9mm<sup>2<\/sup>, 3.08Gop\/s\/mW @1.2mW accelerator for near-sensor recurrent neural network inference. In Proceedings of the IEEE Custom Integrated Circuits Conference (CICC\u201918). 1--4."},{"key":"e_1_2_1_13_1","volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201914)","author":"Corradi F.","unstructured":"F. Corradi , C. Eliasmith , and G. Indiveri . 2014. Mapping arbitrary mathematical functions and dynamical systems to neuromorphic VLSI circuits for spike-based neural computation . In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201914) . 269--272. F. Corradi, C. Eliasmith, and G. Indiveri. 2014. Mapping arbitrary mathematical functions and dynamical systems to neuromorphic VLSI circuits for spike-based neural computation. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201914). 269--272."},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/645461.654886"},{"key":"e_1_2_1_15_1","volume-title":"Proceedings of the International Conference on Reconfigurable Computing and FPGAs (Recon Fig\u201916)","author":"Ferreira J. C.","unstructured":"J. C. Ferreira and J. Fonseca . 2016. An FPGA implementation of a long short-term memory neural network . In Proceedings of the International Conference on Reconfigurable Computing and FPGAs (Recon Fig\u201916) . 1--8. J. C. Ferreira and J. Fonseca. 2016. An FPGA implementation of a long short-term memory neural network. In Proceedings of the International Conference on Reconfigurable Computing and FPGAs (Recon Fig\u201916). 1--8."},{"key":"e_1_2_1_16_1","volume-title":"Proceedings of the IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM\u201917)","author":"Guan Y.","unstructured":"Y. Guan , H. Liang , N. Xu , W. Wang , S. Shi , X. Chen , G. Sun , W. Zhang , and J. Cong . 2017a. FP-DNN: An automated framework for mapping deep neural networks onto FPGAs with RTL-HLS hybrid templates . In Proceedings of the IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM\u201917) . 152--159. Y. Guan, H. Liang, N. Xu, W. Wang, S. Shi, X. Chen, G. Sun, W. Zhang, and J. Cong. 2017a. FP-DNN: An automated framework for mapping deep neural networks onto FPGAs with RTL-HLS hybrid templates. In Proceedings of the IEEE International Symposium on Field-Programmable Custom Computing Machines (FCCM\u201917). 152--159."},{"key":"e_1_2_1_17_1","volume-title":"Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC\u201917)","author":"Guan Y.","unstructured":"Y. Guan , Z. Yuan , G. Sun , and J. Cong . 2017b. FPGA-based accelerator for long short-term memory recurrent neural networks . In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC\u201917) . 629--634. Y. Guan, Z. Yuan, G. Sun, and J. Cong. 2017b. FPGA-based accelerator for long short-term memory recurrent neural networks. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP-DAC\u201917). 629--634."},{"key":"e_1_2_1_18_1","article-title":"CMOS transconductance multipliers: a tutorial","author":"Han G.","year":"1998","unstructured":"G. Han and E. S. Sinencio . 1998 . CMOS transconductance multipliers: a tutorial . IEEE Trans. Circ. Syst. II 45, 12 (1998), 1550--1563. G. Han and E. S. Sinencio. 1998. CMOS transconductance multipliers: a tutorial. IEEE Trans. Circ. Syst. II 45, 12 (1998), 1550--1563.","journal-title":"IEEE Trans. Circ. Syst."},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.30"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1162\/neco.1997.9.8.1735"},{"key":"e_1_2_1_21_1","volume-title":"Proceedings of the International Joint Conference on Neural Networks (IJCNN\u201989)","author":"Holler M.","unstructured":"M. Holler , S. Tam , H. Castro , and R. Benson . 1989. An electrically trainable artificial neural network (ETANN) with 10240 \u201cfloating gate\u201d synapses . In Proceedings of the International Joint Conference on Neural Networks (IJCNN\u201989) . 191--196. M. Holler, S. Tam, H. Castro, and R. Benson. 1989. An electrically trainable artificial neural network (ETANN) with 10240 \u201cfloating gate\u201d synapses. In Proceedings of the International Joint Conference on Neural Networks (IJCNN\u201989). 191--196."},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1049\/el:19870880"},{"key":"e_1_2_1_23_1","first-page":"1","article-title":"ReRAM-based processing-in-memory architecture for recurrent neural network acceleration","volume":"99","author":"Long Y.","year":"2018","unstructured":"Y. Long , T. Na , and S. Mukhopadhyay . 2018 . ReRAM-based processing-in-memory architecture for recurrent neural network acceleration . IEEE Trans. Very Large Scale Integr. Syst. 99 (2018), 1 -- 14 . Y. Long, T. Na, and S. Mukhopadhyay. 2018. ReRAM-based processing-in-memory architecture for recurrent neural network acceleration. IEEE Trans. Very Large Scale Integr. Syst. 99 (2018), 1--14.","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"e_1_2_1_24_1","volume-title":"Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201912)","author":"Maliuk D.","unstructured":"D. Maliuk and Y. Makris . 2012. A dual-mode weight storage analog neural network platform for on-chip applications . In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201912) . 2889--2892. D. Maliuk and Y. Makris. 2012. A dual-mode weight storage analog neural network platform for on-chip applications. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS\u201912). 2889--2892."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2014.2354406"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/972470.972475"},{"key":"e_1_2_1_27_1","doi-asserted-by":"crossref","unstructured":"T. McConaghy K. Breen J. Dyck and A. Gupta. 2013. Variation-Aware Design of Custom Integrated Circuits: a Hands-on Field Guide. Springer Science+Business Media New York.  T. McConaghy K. Breen J. Dyck and A. Gupta. 2013. Variation-Aware Design of Custom Integrated Circuits: a Hands-on Field Guide. Springer Science+Business Media New York.","DOI":"10.1007\/978-1-4614-2269-3"},{"key":"e_1_2_1_28_1","unstructured":"C. Mead and I. Mohammed. 2012. Analog VLSI Implementation of Neural Systems. Springer Science 8 Business Media New York.  C. Mead and I. Mohammed. 2012. Analog VLSI Implementation of Neural Systems. Springer Science 8 Business Media New York."},{"key":"e_1_2_1_29_1","volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC\u201917)","author":"Moons B.","unstructured":"B. Moons , R. Uytterhoeven , W. Dehaene , and M. Verhelst . 2017. Envision: A 0.26-to-10TOPS\/W subword parallel dynamic voltage accuracy frequency scalable convolutional neural network processor in 28nm FDSOI . In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC\u201917) . 246--247. B. Moons, R. Uytterhoeven, W. Dehaene, and M. Verhelst. 2017. Envision: A 0.26-to-10TOPS\/W subword parallel dynamic voltage accuracy frequency scalable convolutional neural network processor in 28nm FDSOI. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC\u201917). 246--247."},{"key":"e_1_2_1_30_1","volume-title":"Proceedings of the IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED\u201917)","author":"Ni L.","unstructured":"L. Ni , Z. Liu , W. Song , J. Yang , H. Yu , K. Wang , and Y. Wang . 2017. An energy-efficient and high-throughput bitwise CNN on sneak-path-free digital ReRAM crossbar . In Proceedings of the IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED\u201917) . 1--6. L. Ni, Z. Liu, W. Song, J. Yang, H. Yu, K. Wang, and Y. Wang. 2017. An energy-efficient and high-throughput bitwise CNN on sneak-path-free digital ReRAM crossbar. In Proceedings of the IEEE\/ACM International Symposium on Low Power Electronics and Design (ISLPED\u201917). 1--6."},{"key":"e_1_2_1_31_1","unstructured":"E. H. Nicollian and J. R. Brews. 1982. MOS (Metal Oxide Semiconductor) Physics and Technology. Wiley New York.  E. H. Nicollian and J. R. Brews. 1982. MOS (Metal Oxide Semiconductor) Physics and Technology. Wiley New York."},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1162\/neco.1989.1.2.263"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"e_1_2_1_34_1","volume-title":"Proceedings of the International Joint Conference on Neural Networks (IJCNN\u201993)","author":"Piazza F.","unstructured":"F. Piazza , A. Uncini , and M. Zenobi . 1993. Neural networks with digital LUT activation functions . In Proceedings of the International Joint Conference on Neural Networks (IJCNN\u201993) . 1401--1404. F. Piazza, A. Uncini, and M. Zenobi. 1993. Neural networks with digital LUT activation functions. In Proceedings of the International Joint Conference on Neural Networks (IJCNN\u201993). 1401--1404."},{"key":"e_1_2_1_35_1","volume-title":"Proceedings of the International Joint Conference on Neural Networks (IJCNN\u201917)","author":"Pulver A.","unstructured":"A. Pulver and S. Lyu . 2017. LSTM with working memory . In Proceedings of the International Joint Conference on Neural Networks (IJCNN\u201917) . 845--851. A. Pulver and S. Lyu. 2017. LSTM with working memory. In Proceedings of the International Joint Conference on Neural Networks (IJCNN\u201917). 845--851."},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.822782"},{"key":"e_1_2_1_37_1","volume-title":"Proceedings of the Design, Automation 8 Test in Europe Conference 8 Exhibition (DATE\u201917)","author":"Rybalkin V.","unstructured":"V. Rybalkin , N. Wehn , M. R. Yousefi , and D. Stricker . 2017. Hardware architecture of bidirectional long short-term memory neural network for optical character recognition . In Proceedings of the Design, Automation 8 Test in Europe Conference 8 Exhibition (DATE\u201917) . 1390--1395. V. Rybalkin, N. Wehn, M. R. Yousefi, and D. Stricker. 2017. Hardware architecture of bidirectional long short-term memory neural network for optical character recognition. In Proceedings of the Design, Automation 8 Test in Europe Conference 8 Exhibition (DATE\u201917). 1390--1395."},{"key":"e_1_2_1_38_1","unstructured":"E. S\u00e1nchez-Sinencio. 2010. Floating Gate Techniques and Applications. Retrieved from http:\/\/ece.tamu.edu\/\u223cs-sanchez\/607-2010-Floating%20Gate%20Circuits.pdf\/.  E. S\u00e1nchez-Sinencio. 2010. Floating Gate Techniques and Applications. Retrieved from http:\/\/ece.tamu.edu\/\u223cs-sanchez\/607-2010-Floating%20Gate%20Circuits.pdf\/."},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.12"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/16.137325"},{"key":"e_1_2_1_41_1","volume-title":"Proceedings of the IEEE International SOI Conference. 162--163","author":"Shimabukuro R. L.","unstructured":"R. L. Shimabukuro , M. E. Wood , and P. A. Shoemaker . 1991. A neural network synapse cell in 90nm SOS . In Proceedings of the IEEE International SOI Conference. 162--163 . R. L. Shimabukuro, M. E. Wood, and P. A. Shoemaker. 1991. A neural network synapse cell in 90nm SOS. In Proceedings of the IEEE International SOI Conference. 162--163."},{"key":"e_1_2_1_42_1","volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC\u201917)","author":"Shin D.","unstructured":"D. Shin , J. Lee , J. Lee , and H. J. Yoo . 2017. DNPU: An 8.1TOPS\/W reconfigurable CNN-RNN processor for general-purpose deep neural networks . In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC\u201917) . 240--241. D. Shin, J. Lee, J. Lee, and H. J. Yoo. 2017. DNPU: An 8.1TOPS\/W reconfigurable CNN-RNN processor for general-purpose deep neural networks. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC\u201917). 240--241."},{"key":"e_1_2_1_43_1","volume-title":"Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC\u201916)","author":"Sim J.","unstructured":"J. Sim , J. S. Park , M. Kim , D. Bae , Y. Choi , and L. S. Kim . 2016. A 1.42TOPS\/W deep convolutional neural network recognition processor for intelligent IoE systems . In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC\u201916) . 264--265. J. Sim, J. S. Park, M. Kim, D. Bae, Y. Choi, and L. S. Kim. 2016. A 1.42TOPS\/W deep convolutional neural network recognition processor for intelligent IoE systems. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC\u201916). 264--265."},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.102683"},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1982.1051877"},{"key":"e_1_2_1_46_1","volume-title":"Proceedings of the IEEE Midwest Symposium on Circuits and Systems (MWSCAS\u201902)","author":"Srivastava A.","unstructured":"A. Srivastava and C. Srinivasan . 2002. ALU design using reconfigurable CMOS logic . In Proceedings of the IEEE Midwest Symposium on Circuits and Systems (MWSCAS\u201902) . 663--666. A. Srivastava and C. Srinivasan. 2002. ALU design using reconfigurable CMOS logic. In Proceedings of the IEEE Midwest Symposium on Circuits and Systems (MWSCAS\u201902). 663--666."},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(03)00049-X"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2306061"},{"key":"e_1_2_1_49_1","volume-title":"Ternary Logic to Binary Bit Conversion Using Multiple Input Floating Gate MOSFETS in 0.5-Micron n-well CMOS Technology. M.S.E.E. thesis","author":"Subramanian S.","unstructured":"S. Subramanian . 2005. Ternary Logic to Binary Bit Conversion Using Multiple Input Floating Gate MOSFETS in 0.5-Micron n-well CMOS Technology. M.S.E.E. thesis . Louisiana State University . S. Subramanian. 2005. Ternary Logic to Binary Bit Conversion Using Multiple Input Floating Gate MOSFETS in 0.5-Micron n-well CMOS Technology. M.S.E.E. thesis. Louisiana State University."},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1049\/el:20052024"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2014.220"},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1049\/el.2009.1419"},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1049\/el:19920192"},{"key":"e_1_2_1_54_1","volume-title":"Ternary and Quaternary Logic to Binary Bit Conversion CMOS Integrated Circuit Design using Multiple Input Floating Gate MOSFETs. M.S.E.E. thesis","author":"Venkata H. N.","unstructured":"H. N. Venkata . 2002. Ternary and Quaternary Logic to Binary Bit Conversion CMOS Integrated Circuit Design using Multiple Input Floating Gate MOSFETs. M.S.E.E. thesis , Louisiana State University . H. N. Venkata. 2002. Ternary and Quaternary Logic to Binary Bit Conversion CMOS Integrated Circuit Design using Multiple Input Floating Gate MOSFETs. M.S.E.E. thesis, Louisiana State University."},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1964.263830"},{"key":"e_1_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7538989"},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/BioCAS.2014.6981784"}],"container-title":["ACM Journal on Emerging Technologies in Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3289393","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3289393","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3289393","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:43:38Z","timestamp":1750207418000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3289393"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1,9]]},"references-count":57,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2019,1,31]]}},"alternative-id":["10.1145\/3289393"],"URL":"https:\/\/doi.org\/10.1145\/3289393","relation":{},"ISSN":["1550-4832","1550-4840"],"issn-type":[{"value":"1550-4832","type":"print"},{"value":"1550-4840","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,1,9]]},"assertion":[{"value":"2018-04-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2018-10-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-01-09","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}