{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T05:55:16Z","timestamp":1775454916140,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,2,20]],"date-time":"2019-02-20T00:00:00Z","timestamp":1550620800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,2,20]]},"DOI":"10.1145\/3289602.3293897","type":"proceedings-article","created":{"date-parts":[[2019,2,22]],"date-time":"2019-02-22T22:12:13Z","timestamp":1550873533000},"page":"132-141","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["Simultaneous Placement and Clock Tree Construction for Modern FPGAs"],"prefix":"10.1145","author":[{"given":"Wuxi","family":"Li","sequence":"first","affiliation":[{"name":"University of Texas at Austin, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mehrdad E.","family":"Dehkordi","sequence":"additional","affiliation":[{"name":"Xilinx Inc., San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stephen","family":"Yang","sequence":"additional","affiliation":[{"name":"Xilinx Inc., San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David Z.","family":"Pan","sequence":"additional","affiliation":[{"name":"University of Texas at Austin, Austin, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,2,20]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Orlin","author":"Ahuja Ravindra K.","year":"1993","unstructured":"Ravindra K. Ahuja , Thomas L. Magnanti , and James B . Orlin . 1993 . Network Flows : Theory, Algorithms, and Applications .Prentice-Hall, Inc . Ravindra K. Ahuja, Thomas L. Magnanti, and James B. Orlin. 1993. Network Flows: Theory, Algorithms, and Applications .Prentice-Hall, Inc."},{"key":"e_1_3_2_1_2_1","volume-title":"VPR: A new packing, placement and routing tool for FPGA research. In FPL. 213--222.","author":"Betz Vaughn","year":"1997","unstructured":"Vaughn Betz and Jonathan Rose . 1997 . VPR: A new packing, placement and routing tool for FPGA research. In FPL. 213--222. Vaughn Betz and Jonathan Rose. 1997. VPR: A new packing, placement and routing tool for FPGA research. In FPL. 213--222."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"Yu-Chen Chen Sheng-Yen Chen and Yao-Wen Chang. 2014. Efficient and effective packing and analytical placement for large-scale heterogeneous FPGAs. In ICCAD. 647--654.   Yu-Chen Chen Sheng-Yen Chen and Yao-Wen Chang. 2014. Efficient and effective packing and analytical placement for large-scale heterogeneous FPGAs. In ICCAD. 647--654.","DOI":"10.1109\/ICCAD.2014.7001421"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1287\/mnsc.27.1.1"},{"key":"e_1_3_2_1_5_1","unstructured":"Xilinx UltraScale Architecture Clocking Resources User Guide. 2018. https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug572-ultrascale-clocking.pdf .  Xilinx UltraScale Architecture Clocking Resources User Guide. 2018. https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug572-ultrascale-clocking.pdf ."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSSC.1968.300136"},{"key":"e_1_3_2_1_7_1","unstructured":"Xilinx Inc. 2018. http:\/\/www.xilinx.com .  Xilinx Inc. 2018. http:\/\/www.xilinx.com ."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2170567"},{"key":"e_1_3_2_1_9_1","unstructured":"Yun-Chih Kuo Chau-Chin Huang Shih-Chun Chen Chun-Han Chiang Yao-Wen Chang and Sy-Yen Kuo. 2017. Clock-aware placement for large-scale heterogeneous FPGAs. In ICCAD. 519--526.   Yun-Chih Kuo Chau-Chin Huang Shih-Chun Chen Chun-Han Chiang Yao-Wen Chang and Sy-Yen Kuo. 2017. Clock-aware placement for large-scale heterogeneous FPGAs. In ICCAD. 519--526."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1391732.1391733"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1287\/opre.14.4.699"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2729349"},{"key":"e_1_3_2_1_13_1","volume-title":"Pan","author":"Li Wuxi","year":"2017","unstructured":"Wuxi Li , Meng Li , Jiajun Wang , and David Z . Pan . 2017 . UTPlaceF 3.0: A parallelization framework for modern FPGA global placement. In ICCAD . 908--914. Wuxi Li, Meng Li, Jiajun Wang, and David Z. Pan. 2017. UTPlaceF 3.0: A parallelization framework for modern FPGA global placement. In ICCAD . 908--914."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3174849"},{"key":"e_1_3_2_1_15_1","volume-title":"Pan","author":"Li Wuxi","year":"2018","unstructured":"Wuxi Li and David Z . Pan . 2018 . A new paradigm for FPGA placement without explicit packing. IEEE TCAD ( 2018). Wuxi Li and David Z. Pan. 2018. A new paradigm for FPGA placement without explicit packing. IEEE TCAD (2018)."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488746"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429539"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296426"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980085"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980084"},{"key":"e_1_3_2_1_21_1","unstructured":"Chak-Wa Pui Gengjie Chen Yuzhe Ma Evangeline F. Y. Young and Bei Yu. 2017. Clock-aware ultraScale FPGA placement with machine learning routability prediction. In ICCAD . 915--922.   Chak-Wa Pui Gengjie Chen Yuzhe Ma Evangeline F. Y. Young and Bei Yu. 2017. Clock-aware ultraScale FPGA placement with machine learning routability prediction. In ICCAD . 915--922."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024908"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/605440.605448"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062279"},{"key":"e_1_3_2_1_25_1","unstructured":"Xilinx Vivado Design Suite. 2018. https:\/\/www.xilinx.com\/products\/design-tools\/vivado.html .  Xilinx Vivado Design Suite. 2018. https:\/\/www.xilinx.com\/products\/design-tools\/vivado.html ."},{"key":"e_1_3_2_1_26_1","volume-title":"StarPlace: A new analytic method for FPGA placement. Integration, the VLSI Journal","author":"Xu M","year":"2011","unstructured":"M Xu , Gary Gr\u00e9wal , and Shawki Areibi . 2011. StarPlace: A new analytic method for FPGA placement. Integration, the VLSI Journal , Vol. 44 , 3 ( 2011 ), 192--204. M Xu, Gary Gr\u00e9wal, and Shawki Areibi. 2011. StarPlace: A new analytic method for FPGA placement. Integration, the VLSI Journal, Vol. 44, 3 (2011), 192--204."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2886419"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3038241"}],"event":{"name":"FPGA '19: The 2019 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","location":"Seaside CA USA","acronym":"FPGA '19","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2019 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3289602.3293897","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3289602.3293897","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:02:22Z","timestamp":1750208542000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3289602.3293897"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2,20]]},"references-count":28,"alternative-id":["10.1145\/3289602.3293897","10.1145\/3289602"],"URL":"https:\/\/doi.org\/10.1145\/3289602.3293897","relation":{},"subject":[],"published":{"date-parts":[[2019,2,20]]},"assertion":[{"value":"2019-02-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}