{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T16:25:09Z","timestamp":1774628709058,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":25,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,2,20]],"date-time":"2019-02-20T00:00:00Z","timestamp":1550620800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,2,20]]},"DOI":"10.1145\/3289602.3293912","type":"proceedings-article","created":{"date-parts":[[2019,2,22]],"date-time":"2019-02-22T22:12:13Z","timestamp":1550873533000},"page":"94-103","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["Math Doesn't Have to be Hard"],"prefix":"10.1145","author":[{"given":"Andrew","family":"Boutros","sequence":"first","affiliation":[{"name":"University of Toronto & Vector Institute, Toronto, ON, Canada"}]},{"given":"Mohamed","family":"Eldafrawy","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}]},{"given":"Sadegh","family":"Yazdanshenas","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}]},{"given":"Vaughn","family":"Betz","sequence":"additional","affiliation":[{"name":"University of Toronto & Vector Institute, Toronto, ON, Canada"}]}],"member":"320","published-online":{"date-parts":[[2019,2,20]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824300"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1973.223648"},{"key":"e_1_3_2_1_3_1","volume-title":"mbox","author":"Boutros A.","year":"2018","unstructured":"A. Boutros mbox . 2018 a. Embracing diversity: Enhanced DSP blocks for low-precision deep learning on FPGAs. In FPL . 1--8. A. Boutros et almbox. 2018a. Embracing diversity: Enhanced DSP blocks for low-precision deep learning on FPGAs. In FPL . 1--8."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3242898"},{"key":"e_1_3_2_1_5_1","volume-title":"Conference workshop: FPGAs in 2032","author":"Burich M.","year":"2012","unstructured":"M. Burich . 2012 . Conference workshop: FPGAs in 2032 , challenges and opportunities in the next 20 years, convergence of programmable solutions . In FPGA . M. Burich. 2012. Conference workshop: FPGAs in 2032, challenges and opportunities in the next 20 years, convergence of programmable solutions . In FPGA ."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689077"},{"key":"e_1_3_2_1_7_1","volume-title":"COFFE: Fully-automated transistor sizing for FPGAs. In FPT. 34--41.","author":"Chiasson C.","year":"2013","unstructured":"C. Chiasson and V. Betz . 2013 . COFFE: Fully-automated transistor sizing for FPGAs. In FPT. 34--41. C. Chiasson and V. Betz. 2013. COFFE: Fully-automated transistor sizing for FPGAs. In FPT. 34--41."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00012"},{"key":"e_1_3_2_1_9_1","volume-title":"mbox","author":"Goodfellow I.","year":"2016","unstructured":"I. Goodfellow mbox . 2016 . Deep learning. Vol. 1 . MIT press Cambridge . I. Goodfellow et almbox. 2016. Deep learning. Vol. 1. MIT press Cambridge."},{"key":"e_1_3_2_1_10_1","unstructured":"Intel Corporation. 2017. Intel Stratix 10 logic array blocks and adaptive logic modules user guide (UG-S10LAB) .  Intel Corporation. 2017. Intel Stratix 10 logic array blocks and adaptive logic modules user guide (UG-S10LAB) ."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"P. Jamieson and J. Rose. 2006. Enhancing the area-efficiency of FPGAs with hard circuits using shadow clusters. In FPT . 1--8.  P. Jamieson and J. Rose. 2006. Enhancing the area-efficiency of FPGAs with hard circuits using shadow clusters. In FPT . 1--8.","DOI":"10.1109\/FPT.2006.270384"},{"key":"e_1_3_2_1_12_1","volume-title":"mbox","author":"Krizhevsky A.","year":"2012","unstructured":"A. Krizhevsky mbox . 2012 . ImageNet classification with deep convolutional neural networks. In NIPS . 1097--1105. A. Krizhevsky et almbox. 2012. ImageNet classification with deep convolutional neural networks. In NIPS . 1097--1105."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2031318"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689071"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046195"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847267"},{"key":"e_1_3_2_1_17_1","volume-title":"mbox","author":"Luu J.","year":"2014","unstructured":"J. Luu mbox . 2014 . On hard adders and carry chains in FPGAs. In FCCM. 52--59. J. Luu et almbox. 2014. On hard adders and carry chains in FPGAs. In FCCM. 52--59."},{"key":"e_1_3_2_1_18_1","volume-title":"mbox","author":"Mishra A.","year":"2017","unstructured":"A. Mishra mbox . 2017 . WRPN : wide reduced-precision networks. arXiv preprint arXiv:1709.01134 . A. Mishra et almbox. 2017. WRPN: wide reduced-precision networks. arXiv preprint arXiv:1709.01134 ."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.231340"},{"key":"e_1_3_2_1_20_1","volume-title":"mbox","author":"Rybalkin V.","year":"2018","unstructured":"V. Rybalkin mbox . 2018 . FINN-L: Library extensions and design trade-off analysis for variable precision LSTM networks on FPGAs. In FPL . 1--8. V. Rybalkin et almbox. 2018. FINN-L: Library extensions and design trade-off analysis for variable precision LSTM networks on FPGAs. In FPL. 1--8."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2392104"},{"key":"e_1_3_2_1_23_1","unstructured":"Xilinx Inc. 2017. Virtex UltraScale  Xilinx Inc. 2017. Virtex UltraScale"},{"key":"e_1_3_2_1_24_1","unstructured":"HBM FPGA: A revolutionary increase in memory performance.  HBM FPGA: A revolutionary increase in memory performance."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"S. Yazdanshenas and V. Betz. 2017. Automatic circuit design and modelling for heterogeneous FPGAs. In ICFPT . 9--16.  S. Yazdanshenas and V. Betz. 2017. Automatic circuit design and modelling for heterogeneous FPGAs. In ICFPT . 9--16.","DOI":"10.1109\/FPT.2017.8280115"}],"event":{"name":"FPGA '19: The 2019 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","location":"Seaside CA USA","acronym":"FPGA '19","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2019 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3289602.3293912","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3289602.3293912","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:02:07Z","timestamp":1750208527000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3289602.3293912"}},"subtitle":["Logic Block Architectures to Enhance Low-Precision Multiply-Accumulate on FPGAs"],"short-title":[],"issued":{"date-parts":[[2019,2,20]]},"references-count":25,"alternative-id":["10.1145\/3289602.3293912","10.1145\/3289602"],"URL":"https:\/\/doi.org\/10.1145\/3289602.3293912","relation":{},"subject":[],"published":{"date-parts":[[2019,2,20]]},"assertion":[{"value":"2019-02-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}