{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T16:25:08Z","timestamp":1774628708313,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":23,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,2,20]],"date-time":"2019-02-20T00:00:00Z","timestamp":1550620800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,2,20]]},"DOI":"10.1145\/3289602.3293927","type":"proceedings-article","created":{"date-parts":[[2019,2,22]],"date-time":"2019-02-22T22:12:13Z","timestamp":1550873533000},"page":"202-211","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":10,"title":["Fractal Synthesis"],"prefix":"10.1145","author":[{"given":"Martin","family":"Langhammer","sequence":"first","affiliation":[{"name":"Intel PSG, London, United Kingdom"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gregg","family":"Baeckler","sequence":"additional","affiliation":[{"name":"Intel PSG, San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sergey","family":"Gribok","sequence":"additional","affiliation":[{"name":"Intel PSG, San Jose, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,2,20]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2018. Intel Arria\u00ae10 Device Overview. https:\/\/www.intel.com\/content\/dam\/ altera-www\/global\/en_US\/pdfs\/literature\/hb\/arria-10\/a10_overview.pdf.  2018. Intel Arria\u00ae10 Device Overview. https:\/\/www.intel.com\/content\/dam\/ altera-www\/global\/en_US\/pdfs\/literature\/hb\/arria-10\/a10_overview.pdf."},{"key":"e_1_3_2_1_2_1","unstructured":"2018. Intel Stratix\u00ae10 GX\/SX Device Overview. https:\/\/www.intel.com\/content\/ dam\/www\/programmable\/us\/en\/pdfs\/literature\/hb\/stratix-10\/s10-overview. pdf.  2018. Intel Stratix\u00ae10 GX\/SX Device Overview. https:\/\/www.intel.com\/content\/ dam\/www\/programmable\/us\/en\/pdfs\/literature\/hb\/stratix-10\/s10-overview. pdf."},{"key":"e_1_3_2_1_3_1","volume-title":"DLA: Compiler and FPGA Overlay for Neural Network Inference Acceleration. arXiv preprint arXiv:1807.06434","author":"Abdelfattah Mohamed S","year":"2018","unstructured":"Mohamed S Abdelfattah , David Han , Andrew Bitar , Roberto DiCecco , Shane O Connell , Nitika Shanker , Joseph Chu , Ian Prins , Joshua Fender , Andrew C Ling , 2018 . DLA: Compiler and FPGA Overlay for Neural Network Inference Acceleration. arXiv preprint arXiv:1807.06434 (2018). Mohamed S Abdelfattah, David Han, Andrew Bitar, Roberto DiCecco, Shane OConnell, Nitika Shanker, Joseph Chu, Ian Prins, Joshua Fender, Andrew C Ling, et al. 2018. DLA: Compiler and FPGA Overlay for Neural Network Inference Acceleration. arXiv preprint arXiv:1807.06434 (2018)."},{"key":"e_1_3_2_1_4_1","volume-title":"Proceedings of CICC 97 - Custom Integrated Circuits Conference. 551--554","author":"Betz V.","unstructured":"V. Betz and J. Rose . 1997. Cluster-based logic blocks for FPGAs: area-efficiency vs. input sharing and size . In Proceedings of CICC 97 - Custom Integrated Circuits Conference. 551--554 . V. Betz and J. Rose. 1997. Cluster-based logic blocks for FPGAs: area-efficiency vs. input sharing and size. In Proceedings of CICC 97 - Custom Integrated Circuits Conference. 551--554."},{"key":"e_1_3_2_1_5_1","unstructured":"M. Blott T. Preusser N. Fraser G. Gambardella K. O'Brien and Y. Umuroglu. 2018. FINN-R: An End-to-End Deep-Learning Framework for Fast Exploration of Quantized Neural Networks. ArXiv e-prints (Sept. 2018). arXiv:1809.04570  M. Blott T. Preusser N. Fraser G. Gambardella K. O'Brien and Y. Umuroglu. 2018. FINN-R: An End-to-End Deep-Learning Framework for Fast Exploration of Quantized Neural Networks. ArXiv e-prints (Sept. 2018). arXiv:1809.04570"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"Michaela Blott Thomas Preusser Nicholas Fraser Giulio Gambardella Kenneth O'Brien Yaman Umuroglu and Miriam Leeser. 2017. Scaling Neural Network Performance through Customized Hardware Architectures on Reconfigurable Logic. 419--422.  Michaela Blott Thomas Preusser Nicholas Fraser Giulio Gambardella Kenneth O'Brien Yaman Umuroglu and Miriam Leeser. 2017. Scaling Neural Network Performance through Customized Hardware Architectures on Reconfigurable Logic. 419--422.","DOI":"10.1109\/ICCD.2017.73"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/370155.370567"},{"key":"e_1_3_2_1_8_1","volume-title":"Improving Timing-Driven FPGA Packing with Physical Information. In 2007 International Conference on Field Programmable Logic and Applications. 117--123","author":"Chen D. T.","unstructured":"D. T. Chen , K. Vorwerk , and A. Kennings . 2007 . Improving Timing-Driven FPGA Packing with Physical Information. In 2007 International Conference on Field Programmable Logic and Applications. 117--123 . D. T. Chen, K. Vorwerk, and A. Kennings. 2007. Improving Timing-Driven FPGA Packing with Physical Information. In 2007 International Conference on Field Programmable Logic and Applications. 117--123."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2778058"},{"key":"e_1_3_2_1_10_1","unstructured":"Eric Chung. 2018. Microsoft. Personal Communication.  Eric Chung. 2018. Microsoft. Personal Communication."},{"key":"e_1_3_2_1_11_1","volume-title":"Hot Chips","volume":"27","author":"Chung Eric","year":"2017","unstructured":"Eric Chung , Jeremy Fowers , Kalin Ovtcharov , Michael Papamichael , Adrian Caulfield , Todd Massengil , Ming Liu , Daniel Lo , Shlomi Alkalay , Michael Haselman , 2017 . Accelerating persistent neural networks at datacenter scale . In Hot Chips , Vol. 27 . Eric Chung, Jeremy Fowers, Kalin Ovtcharov, Michael Papamichael, Adrian Caulfield, Todd Massengil, Ming Liu, Daniel Lo, Shlomi Alkalay, Michael Haselman, et al. 2017. Accelerating persistent neural networks at datacenter scale. In Hot Chips, Vol. 27."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2629579"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"Wenyi Feng. 2012. K-way partitioning based packing for FPGA logic blocks without input bandwidth constraint. 8--15.  Wenyi Feng. 2012. K-way partitioning based packing for FPGA logic blocks without input bandwidth constraint. 8--15.","DOI":"10.1109\/FPT.2012.6412103"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00012"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"e_1_3_2_1_16_1","volume-title":"High Density and Performance Multiplication for FPGA. In 25th IEEE Symposium on Computer Arithmetic, ARITH 2018","author":"Langhammer Martin","year":"2018","unstructured":"Martin Langhammer and Gregg Baeckler . 2018 . High Density and Performance Multiplication for FPGA. In 25th IEEE Symposium on Computer Arithmetic, ARITH 2018 , Amherst, MA, USA, June 25--27 , 2018. 5--12. Martin Langhammer and Gregg Baeckler. 2018. High Density and Performance Multiplication for FPGA. In 25th IEEE Symposium on Computer Arithmetic, ARITH 2018, Amherst, MA, USA, June 25--27, 2018. 5--12."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2980083"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296426"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174258"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/647927.739548"},{"key":"e_1_3_2_1_22_1","unstructured":"N Toon and S Knowles. 2017. Graphcore. https:\/\/www.graphcore.ai  N Toon and S Knowles. 2017. Graphcore. https:\/\/www.graphcore.ai"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174265"}],"event":{"name":"FPGA '19: The 2019 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","location":"Seaside CA USA","acronym":"FPGA '19","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2019 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3289602.3293927","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3289602.3293927","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:02:07Z","timestamp":1750208527000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3289602.3293927"}},"subtitle":["Invited Tutorial"],"short-title":[],"issued":{"date-parts":[[2019,2,20]]},"references-count":23,"alternative-id":["10.1145\/3289602.3293927","10.1145\/3289602"],"URL":"https:\/\/doi.org\/10.1145\/3289602.3293927","relation":{},"subject":[],"published":{"date-parts":[[2019,2,20]]},"assertion":[{"value":"2019-02-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}