{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,24]],"date-time":"2025-11-24T16:37:30Z","timestamp":1764002250238,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,2,20]],"date-time":"2019-02-20T00:00:00Z","timestamp":1550620800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Nuclear Security Administration","award":["DE-NA0003525"],"award-info":[{"award-number":["DE-NA0003525"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,2,20]]},"DOI":"10.1145\/3289602.3293931","type":"proceedings-article","created":{"date-parts":[[2019,2,22]],"date-time":"2019-02-22T22:12:13Z","timestamp":1550873533000},"page":"116-116","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Fault Testing a Synthesizable Embedded Processor at Gate Level using UltraScale FPGA Emulation"],"prefix":"10.1145","author":[{"given":"Tom J.","family":"Mannos","sequence":"first","affiliation":[{"name":"Sandia National Laboratories, Albuquerque, NM, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brian","family":"Dziki","sequence":"additional","affiliation":[{"name":"Department of Defense, Fort G. G. Meade, MD, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Moslema","family":"Sharif","sequence":"additional","affiliation":[{"name":"Sandia National Laboratories, Albuquerque, NM, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,2,20]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1007\/s41635-018-0038-1"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(02)00043-3"},{"key":"e_1_3_2_1_3_1","unstructured":"\"LEON3 Processor \" Cobham Gaisler AB {Online}. Available: http:\/\/www.gaisler.com\/index.php\/products\/processors\/leon3.  \"LEON3 Processor \" Cobham Gaisler AB {Online}. Available: http:\/\/www.gaisler.com\/index.php\/products\/processors\/leon3."},{"key":"e_1_3_2_1_4_1","unstructured":"Aeroflex Gaisler AB \"SPARC V8 32-bit Processor LEON3 \/ LEON3-FT \" March 2010. {Online}. Available: https:\/\/www.actel.com\/ipdocs\/LEON3_DS.pdf.  Aeroflex Gaisler AB \"SPARC V8 32-bit Processor LEON3 \/ LEON3-FT \" March 2010. {Online}. Available: https:\/\/www.actel.com\/ipdocs\/LEON3_DS.pdf."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.25"},{"volume-title":"a Siemens Business, {Online}. Available: https:\/\/www.mentor.com\/products\/fv\/emulation-systems\/. {Accessed","year":"2018","key":"e_1_3_2_1_6_1","unstructured":"\"Veloce Emulation Platform,\" Mentor , a Siemens Business, {Online}. Available: https:\/\/www.mentor.com\/products\/fv\/emulation-systems\/. {Accessed 1 August 2018 }. \"Veloce Emulation Platform,\" Mentor, a Siemens Business, {Online}. Available: https:\/\/www.mentor.com\/products\/fv\/emulation-systems\/. {Accessed 1 August 2018}."},{"key":"e_1_3_2_1_7_1","unstructured":"\"Palladium Z1 Enterprise Emulation Platform \" Cadence Design Systems Inc. {Online}. Available: https:\/\/www.cadence.com\/content\/cadence-www\/global\/en_US\/home\/tools\/system-design-and-verification\/acceleration-and-emulation\/palladium-z1.html. {Accessed 1 August 2018}.  \"Palladium Z1 Enterprise Emulation Platform \" Cadence Design Systems Inc. {Online}. Available: https:\/\/www.cadence.com\/content\/cadence-www\/global\/en_US\/home\/tools\/system-design-and-verification\/acceleration-and-emulation\/palladium-z1.html. {Accessed 1 August 2018}."},{"key":"e_1_3_2_1_8_1","volume-title":"Formal fault analysis for ISO 26262: Find faults before they find you,\" Tech Design Forum","author":"Yeung P.","year":"2018","unstructured":"P. Yeung , D. Smith and A. Ayari , \" Formal fault analysis for ISO 26262: Find faults before they find you,\" Tech Design Forum , 18 June 2018 . P. Yeung, D. Smith and A. Ayari, \"Formal fault analysis for ISO 26262: Find faults before they find you,\" Tech Design Forum, 18 June 2018."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/850487"},{"key":"e_1_3_2_1_10_1","volume-title":"Fast SRAM-FPGA fault injection platform based on dynamic partial reconfiguration,\" in Microelectronics (ICM)","author":"Ghaffari F.","year":"2014","unstructured":"F. Ghaffari , F. Sahraoi , M. Benkhelifa and B. Granado , \" Fast SRAM-FPGA fault injection platform based on dynamic partial reconfiguration,\" in Microelectronics (ICM) , IEEE , 2014 . F. Ghaffari, F. Sahraoi, M. Benkhelifa and B. Granado, \"Fast SRAM-FPGA fault injection platform based on dynamic partial reconfiguration,\" in Microelectronics (ICM), IEEE, 2014."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/647834.738176"},{"volume-title":"flexible, and easy-to-develop FPGA-based fault injection technique,\" Microelectronics Reliability","author":"Mojtaba E.","key":"e_1_3_2_1_12_1","unstructured":"E. Mojtaba , \" A fast , flexible, and easy-to-develop FPGA-based fault injection technique,\" Microelectronics Reliability , vol. 54 , no. 5, 2014. E. Mojtaba, \"A fast, flexible, and easy-to-develop FPGA-based fault injection technique,\" Microelectronics Reliability, vol. 54, no. 5, 2014."},{"issue":"5","key":"e_1_3_2_1_13_1","first-page":"2894","article-title":"High speed fault injection tool (FITO) implemented with VHDL on FPGA for testing fault tolerant designs","volume":"3","author":"Reddy M. R. S.","year":"2013","unstructured":"M. R. S. Reddy and R. S. Babu , \" High speed fault injection tool (FITO) implemented with VHDL on FPGA for testing fault tolerant designs ,\" Int'l Journal of Modern Engineering Research , vol. 3 , no. 5 , pp. 2894 -- 2900 , 2013 . M. R. S. Reddy and R. S. Babu, \"High speed fault injection tool (FITO) implemented with VHDL on FPGA for testing fault tolerant designs,\" Int'l Journal of Modern Engineering Research, vol. 3, no. 5, pp. 2894--2900, 2013.","journal-title":"Int'l Journal of Modern Engineering Research"},{"key":"e_1_3_2_1_14_1","first-page":"1","article-title":"Automatic saboteur placement for emulation-based multi-bit fault injection","author":"Grinschgl J.","year":"2011","unstructured":"J. Grinschgl , A. Krieg , C. Steger and R. Weiss , \" Automatic saboteur placement for emulation-based multi-bit fault injection ,\" 6th Int'l Workshop on Reconfigurable Communication-centric Systems-on-Chip , pp. 1 -- 8 , 2011 . J. Grinschgl, A. Krieg, C. Steger and R. Weiss, \"Automatic saboteur placement for emulation-based multi-bit fault injection,\" 6th Int'l Workshop on Reconfigurable Communication-centric Systems-on-Chip, pp. 1--8, 2011.","journal-title":"6th Int'l Workshop on Reconfigurable Communication-centric Systems-on-Chip"},{"key":"e_1_3_2_1_15_1","volume-title":"Available: https:\/\/www.xilinx.com\/products\/silicon-devices\/fpga\/virtex-ultrascale.html. {Accessed","author":"Xilinc Inc.","year":"2018","unstructured":"\"Virtex UltraSCALE,\" Xilinc Inc. , {Online}. Available: https:\/\/www.xilinx.com\/products\/silicon-devices\/fpga\/virtex-ultrascale.html. {Accessed 1 August 2018 }. \"Virtex UltraSCALE,\" Xilinc Inc., {Online}. Available: https:\/\/www.xilinx.com\/products\/silicon-devices\/fpga\/virtex-ultrascale.html. {Accessed 1 August 2018}."},{"issue":"9","key":"e_1_3_2_1_16_1","first-page":"567","article-title":"Enhancement of Fault injection techniques using saboteurs and mutants for modification of VHDL code","volume":"1","author":"Kumar G. S.","year":"2014","unstructured":"G. S. Kumar , T. Malathi , P. Sankar and S. Saravanan , \" Enhancement of Fault injection techniques using saboteurs and mutants for modification of VHDL code ,\" Int'l Journal of Innovative Science, Engineering & Technology , vol. 1 , no. 9 , pp. 567 -- 573 , 2014 . G. S. Kumar, T. Malathi, P. Sankar and S. Saravanan, \"Enhancement of Fault injection techniques using saboteurs and mutants for modification of VHDL code,\" Int'l Journal of Innovative Science, Engineering & Technology, vol. 1, no. 9, pp. 567--573, 2014.","journal-title":"Int'l Journal of Innovative Science, Engineering & Technology"},{"issue":"1","key":"e_1_3_2_1_17_1","first-page":"1511","article-title":"Reducing launch and capture power using saboteur and mutants method","volume":"3","author":"Stanis J.","year":"2015","unstructured":"J. Stanis and M. Antony , \" Reducing launch and capture power using saboteur and mutants method ,\" Int'l Journal for Scientific R&D , vol. 3 , no. 1 , pp. 1511 -- 1515 , 2015 . J. Stanis and M. Antony, \"Reducing launch and capture power using saboteur and mutants method,\" Int'l Journal for Scientific R&D, vol. 3, no. 1, pp. 1511--1515, 2015.","journal-title":"Int'l Journal for Scientific R&D"},{"key":"e_1_3_2_1_18_1","first-page":"39","volume-title":"Detecting soft errors by a purely software approach: method, tools and experimental results,\" in Embedded Software for SoC","author":"Nicolescu B.","year":"2003","unstructured":"B. Nicolescu and R. Velazco , \" Detecting soft errors by a purely software approach: method, tools and experimental results,\" in Embedded Software for SoC , Boston, Springer , 2003 , pp. 39 -- 51 . B. Nicolescu and R. Velazco, \"Detecting soft errors by a purely software approach: method, tools and experimental results,\" in Embedded Software for SoC, Boston, Springer, 2003, pp. 39--51."},{"key":"e_1_3_2_1_19_1","volume-title":"Available: https:\/\/www.criticalsoftware.com\/en\/products\/p\/xception. {Accessed","author":"Software ICAL","year":"2018","unstructured":"\"Xception,\" CRIT ICAL Software , {Online}. Available: https:\/\/www.criticalsoftware.com\/en\/products\/p\/xception. {Accessed 2 August 2018 }. \"Xception,\" CRITICAL Software, {Online}. Available: https:\/\/www.criticalsoftware.com\/en\/products\/p\/xception. {Accessed 2 August 2018}."},{"key":"e_1_3_2_1_20_1","unstructured":"\"Riviera-PRO Advanced Verification Platform \" Aldec Inc. {Online}. Available: https:\/\/www.aldec.com\/en\/products\/functional_verification\/riviera-pro. {Accessed 3 August 2018}.  \"Riviera-PRO Advanced Verification Platform \" Aldec Inc. {Online}. Available: https:\/\/www.aldec.com\/en\/products\/functional_verification\/riviera-pro. {Accessed 3 August 2018}."},{"volume-title":"a Siemens Business, {Online}. Available: https:\/\/www.mentor.com\/products\/fv\/questa\/. {Accessed","year":"2018","key":"e_1_3_2_1_21_1","unstructured":"\"Questa Advanced Simulator,\" Mentor , a Siemens Business, {Online}. Available: https:\/\/www.mentor.com\/products\/fv\/questa\/. {Accessed 2 August 2018 }. \"Questa Advanced Simulator,\" Mentor, a Siemens Business, {Online}. Available: https:\/\/www.mentor.com\/products\/fv\/questa\/. {Accessed 2 August 2018}."},{"volume-title":"Available: https:\/\/www.onespin.com\/products\/specialized-apps\/fault-propagation-analysis\/. {Accessed","year":"2018","key":"e_1_3_2_1_22_1","unstructured":"\"Fault Propagation Analysis,\" OneSpin Solutions GmbH, {Online}. Available: https:\/\/www.onespin.com\/products\/specialized-apps\/fault-propagation-analysis\/. {Accessed 2 August 2018 }. \"Fault Propagation Analysis,\" OneSpin Solutions GmbH, {Online}. Available: https:\/\/www.onespin.com\/products\/specialized-apps\/fault-propagation-analysis\/. {Accessed 2 August 2018}."},{"key":"e_1_3_2_1_23_1","volume-title":"Available: https:\/\/www.xilinx.com\/products\/boards-and-kits\/ek-u1-zcu102-g.html. {Accessed","author":"Evaluation Kit C","year":"2018","unstructured":"\"Xilinx Zynq UltraScale+ MPSo C ZCU102 Evaluation Kit ,\" Xilinc Inc. , {Online}. Available: https:\/\/www.xilinx.com\/products\/boards-and-kits\/ek-u1-zcu102-g.html. {Accessed 2 August 2018 }. \"Xilinx Zynq UltraScale+ MPSoC ZCU102 Evaluation Kit,\" Xilinc Inc., {Online}. Available: https:\/\/www.xilinx.com\/products\/boards-and-kits\/ek-u1-zcu102-g.html. {Accessed 2 August 2018}."},{"key":"e_1_3_2_1_24_1","volume-title":"Available: https:\/\/www.xilinx.com\/products\/boards-and-kits\/ek-u1-vcu108-g.html. {Accessed","author":"Evaluation Kit FPGA","year":"2018","unstructured":"\"Xilinx Virtex UltraScale FPGA VCU108 Evaluation Kit ,\" Xilinx Inc. , {Online}. Available: https:\/\/www.xilinx.com\/products\/boards-and-kits\/ek-u1-vcu108-g.html. {Accessed 2 August 2018 }. \"Xilinx Virtex UltraScale FPGA VCU108 Evaluation Kit,\" Xilinx Inc., {Online}. Available: https:\/\/www.xilinx.com\/products\/boards-and-kits\/ek-u1-vcu108-g.html. {Accessed 2 August 2018}."}],"event":{"name":"FPGA '19: The 2019 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Seaside CA USA","acronym":"FPGA '19"},"container-title":["Proceedings of the 2019 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3289602.3293931","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/abs\/10.1145\/3289602.3293931","content-type":"text\/html","content-version":"vor","intended-application":"syndication"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:02:07Z","timestamp":1750208527000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3289602.3293931"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2,20]]},"references-count":24,"alternative-id":["10.1145\/3289602.3293931","10.1145\/3289602"],"URL":"https:\/\/doi.org\/10.1145\/3289602.3293931","relation":{},"subject":[],"published":{"date-parts":[[2019,2,20]]},"assertion":[{"value":"2019-02-20","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}