{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,11]],"date-time":"2026-04-11T23:04:58Z","timestamp":1775948698086,"version":"3.50.1"},"reference-count":45,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2018,12,31]],"date-time":"2018-12-31T00:00:00Z","timestamp":1546214400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"programmatic","award":["A1687b0033"],"award-info":[{"award-number":["A1687b0033"]}]},{"name":"Singapore Government Research, Innovation and Enterprise 2020 plan"},{"name":"Advanced Manufacturing and Engineering domain"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2018,12,31]]},"abstract":"<jats:p>Advances in non-volatile resistive switching random access memory (RRAM) have made it a promising memory technology with potential applications in low-power and embedded in-memory computing devices owing to a number of advantages such as low-energy consumption, low area cost and good scaling. There have been proposals to employ RRAM in architecting chips for neuromorphic computing and artificial neural networks where matrix-vector multiplication can be computed in the analog domain in a single timestep. However, it is challenging to employ RRAM devices in neuromorphic chips owing to the non-ideal behavior of RRAM. In this article, we propose a cycle-accurate and scalable system-level simulator that can be used to study the effects of using RRAM devices in neuromorphic computing chips. The simulator models a spatial neuromorphic chip architecture containing many neural cores with RRAM crossbars connected via a Network-on-Chip (NoC). We focus on system-level simulation and demonstrate the effectiveness of our simulator in understanding how non-linear RRAM effects such as stuck-at-faults (SAFs), write variability, and random telegraph noise (RTN) can impact an application\u2019s behavior. By using our simulator, we show that RTN and write variability can have adverse effects on an application. Nevertheless, we show that these effects can be mitigated through proper design choices and the implementation of a write-verify scheme.<\/jats:p>","DOI":"10.1145\/3291054","type":"journal-article","created":{"date-parts":[[2019,1,8]],"date-time":"2019-01-08T15:53:12Z","timestamp":1546962792000},"page":"1-24","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":36,"title":["A System-Level Simulator for RRAM-Based Neuromorphic Computing Chips"],"prefix":"10.1145","volume":"15","author":[{"given":"Matthew Kay Fei","family":"Lee","sequence":"first","affiliation":[{"name":"Institute of High Performance Computing, Singapore"}]},{"given":"Yingnan","family":"Cui","sequence":"additional","affiliation":[{"name":"Institute of High Performance Computing, Singapore"}]},{"given":"Thannirmalai","family":"Somu","sequence":"additional","affiliation":[{"name":"Institute of High Performance Computing, Singapore"}]},{"given":"Tao","family":"Luo","sequence":"additional","affiliation":[{"name":"Institute of High Performance Computing, Singapore"}]},{"given":"Jun","family":"Zhou","sequence":"additional","affiliation":[{"name":"National University of Singapore"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6553-1270","authenticated-orcid":false,"given":"Wai Teng","family":"Tang","sequence":"additional","affiliation":[{"name":"Institute of High Performance Computing, Singapore"}]},{"given":"Weng-Fai","family":"Wong","sequence":"additional","affiliation":[{"name":"National University of Singapore"}]},{"given":"Rick Siow Mong","family":"Goh","sequence":"additional","affiliation":[{"name":"Institute of High Performance Computing, Singapore"}]}],"member":"320","published-online":{"date-parts":[[2019,1,8]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474396"},{"key":"e_1_2_1_2_1","volume-title":"Proceedings of the IEEE International Joint Conference on Neural Networks (IJCNN\u201904)","volume":"3","author":"Arthur J.","unstructured":"J. Arthur and K. Boahen . 2004. Recurrently connected silicon neurons with active dendrites for one-shot learning . In Proceedings of the IEEE International Joint Conference on Neural Networks (IJCNN\u201904) , Vol. 3 . IEEE, 1699--1704. J. Arthur and K. Boahen. 2004. Recurrently connected silicon neurons with active dendrites for one-shot learning. In Proceedings of the IEEE International Joint Conference on Neural Networks (IJCNN\u201904), Vol. 3. IEEE, 1699--1704."},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1038\/srep42429"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062311"},{"key":"e_1_2_1_5_1","first-page":"11","article-title":"PyNN: A common interface for neuronal network simulators","volume":"2","author":"A. Davison","year":"2009","unstructured":"A. Davison et al. 2009 . PyNN: A common interface for neuronal network simulators . Frontiers in Neuroinformatics 2 (2009), 11 . A. Davison et al. 2009. PyNN: A common interface for neuronal network simulators. Frontiers in Neuroinformatics 2 (2009), 11.","journal-title":"Frontiers in Neuroinformatics"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.12"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2313565"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2010.5596334"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259038"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/24\/38\/384010"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5536970"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2013.2276056"},{"key":"e_1_2_1_14_1","first-page":"5","article-title":"MNSIM: Simulation platform for memristor-based neuromorphic computing system","volume":"37","author":"L. Xia","year":"2018","unstructured":"L. Xia et al. 2018 . MNSIM: Simulation platform for memristor-based neuromorphic computing system . IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 37 , 5 (May 2018), 1009--1022. L. Xia et al. 2018. MNSIM: Simulation platform for memristor-based neuromorphic computing system. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 37, 5 (May 2018), 1009--1022.","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898010"},{"key":"e_1_2_1_16_1","doi-asserted-by":"crossref","unstructured":"M. Prezioso et al. 2015. Training and operation of an integrated neuromorphic network based on metal-oxide memristors. Nature 521 7550 (2015) 61--64.  M. Prezioso et al. 2015. Training and operation of an integrated neuromorphic network based on metal-oxide memristors. Nature 521 7550 (2015) 61--64.","DOI":"10.1038\/nature14441"},{"key":"e_1_2_1_17_1","doi-asserted-by":"crossref","unstructured":"P. Merolla et al. 2014. A million spiking-neuron integrated circuit with a scalable communication network and interface. Science 345 6197 (2014) 668--673.  P. Merolla et al. 2014. A million spiking-neuron integrated circuit with a scalable communication network and interface. Science 345 6197 (2014) 668--673.","DOI":"10.1126\/science.1254642"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2015.7280696"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms15199"},{"key":"e_1_2_1_20_1","first-page":"8","article-title":"Statistical fluctuations in HfOx resistive-switching memory: Part I - Set\/reset variability","volume":"61","author":"S. Ambrogio","year":"2014","unstructured":"S. Ambrogio et al. 2014 . Statistical fluctuations in HfOx resistive-switching memory: Part I - Set\/reset variability . IEEE Transactions on Electron Devices 61 , 8 (Aug 2014), 2912--2919. S. Ambrogio et al. 2014. Statistical fluctuations in HfOx resistive-switching memory: Part I - Set\/reset variability. IEEE Transactions on Electron Devices 61, 8 (Aug 2014), 2912--2919.","journal-title":"IEEE Transactions on Electron Devices"},{"key":"e_1_2_1_21_1","first-page":"8","article-title":"Statistical fluctuations in HfOx resistive-switching memory: Part II - Random telegraph noise","volume":"61","author":"S. Ambrogio","year":"2014","unstructured":"S. Ambrogio et al. 2014 . Statistical fluctuations in HfOx resistive-switching memory: Part II - Random telegraph noise . IEEE Transactions on Electron Devices 61 , 8 (Aug 2014), 2920--2927. S. Ambrogio et al. 2014. Statistical fluctuations in HfOx resistive-switching memory: Part II - Random telegraph noise. IEEE Transactions on Electron Devices 61, 8 (Aug 2014), 2920--2927.","journal-title":"IEEE Transactions on Electron Devices"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.1604850113"},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1021\/nl904092h"},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2017.7966154"},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724692"},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/2755753.2755948"},{"key":"e_1_2_1_27_1","volume-title":"International Joint Conference on Neural Networks (IJCNN\u201910)","author":"Fidjeland A.","unstructured":"A. Fidjeland and M. Shanahan . 2010. Accelerated simulation of spiking neural networks using GPUs . In International Joint Conference on Neural Networks (IJCNN\u201910) . IEEE, 1--8. A. Fidjeland and M. Shanahan. 2010. Accelerated simulation of spiking neural networks using GPUs. In International Joint Conference on Neural Networks (IJCNN\u201910). IEEE, 1--8."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.4249\/scholarpedia.1430"},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2717313"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.3389\/neuro.01.026.2009"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2016.7479230"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.820440"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173205"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-49583-5_3"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.5555\/1874620.1874721"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2734961"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744870"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.891095"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0893-6080(97)00011-7"},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2601069"},{"key":"e_1_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417942"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145703"},{"key":"e_1_2_1_43_1","volume-title":"Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis. 54","author":"R. Preisslet","year":"2012","unstructured":"R. Preisslet al. 2012 . COMPASS: A scalable simulator for an architecture for cognitive computing . In Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis. 54 . R. Preisslet al. 2012. COMPASS: A scalable simulator for an architecture for cognitive computing. In Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis. 54."},{"key":"e_1_2_1_44_1","volume-title":"International Joint Conference on Neural Networks (IJCNN\u201911)","author":"Querlioz D.","unstructured":"D. Querlioz , O. Bichler , and C. Gamrat . 2011. Simulation of a memristor-based spiking neural network immune to device variations . In International Joint Conference on Neural Networks (IJCNN\u201911) . IEEE, 1775--1781. D. Querlioz, O. Bichler, and C. Gamrat. 2011. Simulation of a memristor-based spiking neural network immune to device variations. In International Joint Conference on Neural Networks (IJCNN\u201911). IEEE, 1775--1781."},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/TBME.2003.821039"}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3291054","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3291054","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:01:52Z","timestamp":1750208512000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3291054"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12,31]]},"references-count":45,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2018,12,31]]}},"alternative-id":["10.1145\/3291054"],"URL":"https:\/\/doi.org\/10.1145\/3291054","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"value":"1544-3566","type":"print"},{"value":"1544-3973","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,12,31]]},"assertion":[{"value":"2018-05-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2018-10-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-01-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}