{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,8]],"date-time":"2025-09-08T05:31:26Z","timestamp":1757309486690,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,1,14]],"date-time":"2019-01-14T00:00:00Z","timestamp":1547424000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,1,14]]},"DOI":"10.1145\/3293320.3293332","type":"proceedings-article","created":{"date-parts":[[2019,1,25]],"date-time":"2019-01-25T19:21:47Z","timestamp":1548444107000},"page":"63-70","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["Acceleration of Symmetric Sparse Matrix-Vector Product using Improved Hierarchical Diagonal Blocking Format"],"prefix":"10.1145","author":[{"given":"Ryo","family":"Muro","sequence":"first","affiliation":[{"name":"Department of Informatics, Kogakuin University, Tokyo Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akihiro","family":"Fujii","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Kogakuin University, Tokyo Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Teruo","family":"Tanaka","sequence":"additional","affiliation":[{"name":"Department of Computer Science, Kogakuin University, Tokyo Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,1,14]]},"reference":[{"doi-asserted-by":"crossref","unstructured":"R. Barrett etal 1994 Templates for the Solution of Linear Systems: Building Blocks for Methods (2nd. ed.). SIAM Philadelphia.  R. Barrett et al 1994 Templates for the Solution of Linear Systems: Building Blocks for Methods (2nd. ed.). SIAM Philadelphia.","key":"e_1_3_2_1_1_1","DOI":"10.1137\/1.9781611971538"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1145\/1366230.1366244"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1145\/1183401.1183444"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1145\/1362622.1362674"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1137\/S00361445003820"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1016\/j.future.2015.03.005"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1109\/SC.2010.29"},{"unstructured":"Karypis Lab. METIS - Serial Graph Partitioning and Fill-reducing Matrix Ordering. http:\/\/glaros.dtc.umn.edu\/gkhome\/metis\/metis\/overview  Karypis Lab. METIS - Serial Graph Partitioning and Fill-reducing Matrix Ordering. http:\/\/glaros.dtc.umn.edu\/gkhome\/metis\/metis\/overview","key":"e_1_3_2_1_8_1"},{"unstructured":"Intel Corporation. Intel Cilk Plus https:\/\/www.cilkplus.org  Intel Corporation. Intel Cilk Plus https:\/\/www.cilkplus.org","key":"e_1_3_2_1_9_1"},{"unstructured":"SuiteSparse Matrix Collection. 2018. https:\/\/sparse.tamu.edu\/  SuiteSparse Matrix Collection. 2018. https:\/\/sparse.tamu.edu\/","key":"e_1_3_2_1_10_1"},{"unstructured":"Intel Corporation. Intel Math Kernel Library. https:\/\/software.intel.com\/en-us\/mkl  Intel Corporation. Intel Math Kernel Library. https:\/\/software.intel.com\/en-us\/mkl","key":"e_1_3_2_1_11_1"},{"unstructured":"Information Technology Centor of University of Tokyo. https:\/\/www.cc.u-tokyo.ac.jp\/supercomputer\/reedbush\/service\/  Information Technology Centor of University of Tokyo. https:\/\/www.cc.u-tokyo.ac.jp\/supercomputer\/reedbush\/service\/","key":"e_1_3_2_1_12_1"},{"unstructured":"Cent OS Project. 2018. numactl. https:\/\/www.centos.org\/docs\/5\/html\/5.5\/technical-notes\/numactl.html  Cent OS Project. 2018. numactl. https:\/\/www.centos.org\/docs\/5\/html\/5.5\/technical-notes\/numactl.html","key":"e_1_3_2_1_13_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_14_1","DOI":"10.1088\/1742-6596\/664\/9\/092010"},{"unstructured":"Intel Corporation Memory Allocation and First-Touch https:\/\/software.intel.com\/articles\/memory-allocation-and-first-touch  Intel Corporation Memory Allocation and First-Touch https:\/\/software.intel.com\/articles\/memory-allocation-and-first-touch","key":"e_1_3_2_1_15_1"}],"event":{"sponsor":["Sun Yat-Sen University","CCF China Computer Federation"],"acronym":"HPC Asia 2019","name":"HPC Asia 2019: International Conference on High Performance Computing in Asia-Pacific Region","location":"Guangzhou China"},"container-title":["Proceedings of the International Conference on High Performance Computing in Asia-Pacific Region"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3293320.3293332","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3293320.3293332","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:58:08Z","timestamp":1750208288000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3293320.3293332"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1,14]]},"references-count":15,"alternative-id":["10.1145\/3293320.3293332","10.1145\/3293320"],"URL":"https:\/\/doi.org\/10.1145\/3293320.3293332","relation":{},"subject":[],"published":{"date-parts":[[2019,1,14]]},"assertion":[{"value":"2019-01-14","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}