{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T08:11:24Z","timestamp":1759133484453,"version":"3.41.0"},"reference-count":42,"publisher":"Association for Computing Machinery (ACM)","issue":"4","license":[{"start":{"date-parts":[[2018,12,31]],"date-time":"2018-12-31T00:00:00Z","timestamp":1546214400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100003329","name":"Ministerio de Economia y Competitividad","doi-asserted-by":"publisher","award":["FJCI-2015-26080"],"award-info":[{"award-number":["FJCI-2015-26080"]}],"id":[{"id":"10.13039\/501100003329","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2018,12,31]]},"abstract":"<jats:p>\n            In order to save energy in HPC interconnection networks, one usual proposal is to switch idle links into a low-power mode after a certain time without any transmission, as IEEE Energy Efficient Ethernet standard proposes. Extending the low-power mode mechanism, we propose\n            <jats:bold>\n              <jats:italic>POW<\/jats:italic>\n            <\/jats:bold>\n            <jats:italic>er-<\/jats:italic>\n            <jats:bold>\n              <jats:italic>A<\/jats:italic>\n            <\/jats:bold>\n            <jats:italic>ware<\/jats:italic>\n            <jats:bold>\n              <jats:italic>R<\/jats:italic>\n            <\/jats:bold>\n            <jats:italic>outing<\/jats:italic>\n            (\n            <jats:italic>POWAR<\/jats:italic>\n            ), a simple power-aware routing and selection function for fat-tree and torus networks.\n            <jats:italic>POWAR<\/jats:italic>\n            adapts the amount of network links that can be used, taking into account the network load, and obtaining great energy savings in the network (55%--65%) and the entire system (9%--10%) with negligible performance overhead.\n          <\/jats:p>","DOI":"10.1145\/3293445","type":"journal-article","created":{"date-parts":[[2019,1,8]],"date-time":"2019-01-08T15:53:12Z","timestamp":1546962792000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["POWAR"],"prefix":"10.1145","volume":"15","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8884-7334","authenticated-orcid":false,"given":"Franciso J.","family":"And\u00fajar","sequence":"first","affiliation":[{"name":"Universidad de Valladolid, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7795-7252","authenticated-orcid":false,"given":"Salvador","family":"Coll","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Val\u00e8ncia, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marina","family":"Alonso","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Val\u00e8ncia, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pedro","family":"L\u00f3pez","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Val\u00e8ncia, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan-Miguel","family":"Mart\u00ednez","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Val\u00e8ncia, Spain"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,1,8]]},"reference":[{"key":"e_1_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816004"},{"key":"e_1_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.492.0265"},{"key":"e_1_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2015.03.007"},{"key":"e_1_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2010.08.003"},{"volume-title":"High Performance Computing and Communications","author":"Alonso Marina","key":"e_1_2_1_5_1","unstructured":"Marina Alonso , Salvador Coll , Vicente Santonja , Juan-Miguel Mart\u00ednez , Pedro L\u00f3pez , and Jos\u00e9 Duato . 2007. Power-aware fat-tree networks using on\/off links . In High Performance Computing and Communications . Springer Berlin , Germany , 472--483. Marina Alonso, Salvador Coll, Vicente Santonja, Juan-Miguel Mart\u00ednez, Pedro L\u00f3pez, and Jos\u00e9 Duato. 2007. Power-aware fat-tree networks using on\/off links. In High Performance Computing and Communications. Springer Berlin, Germany, 472--483."},{"key":"e_1_2_1_6_1","volume-title":"Cray XC series network","author":"Alverson Bob","year":"2012","unstructured":"Bob Alverson , Edwin Froese , Larry Kaplan , and Duncan Roweth . 2012. Cray XC series network . Cray Inc., White Paper WP-Aries 01-1112 ( 2012 ). Bob Alverson, Edwin Froese, Larry Kaplan, and Duncan Roweth. 2012. Cray XC series network. Cray Inc., White Paper WP-Aries01-1112 (2012)."},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/161541.161736"},{"volume-title":"2018 IEEE 4th International Workshop on High-Performance Interconnection Networks in the Exascale and Big-Data Era (HiPINEB). 24--31","author":"Andujar F. J.","key":"e_1_2_1_8_1","unstructured":"F. J. Andujar , S. Coll , M. Alonso , J. M. Martinez , P. Lopez , F. J. Alfaro , J. L. Sanchez , and R. Martinez . 2018. Analyzing topology parameters for achieving energy-efficient k-ary n-cubes . In 2018 IEEE 4th International Workshop on High-Performance Interconnection Networks in the Exascale and Big-Data Era (HiPINEB). 24--31 . F. J. Andujar, S. Coll, M. Alonso, J. M. Martinez, P. Lopez, F. J. Alfaro, J. L. Sanchez, and R. Martinez. 2018. Analyzing topology parameters for achieving energy-efficient k-ary n-cubes. In 2018 IEEE 4th International Workshop on High-Performance Interconnection Networks in the Exascale and Big-Data Era (HiPINEB). 24--31."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTER.2015.141"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.443"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ANCS.2011.17"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063419"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.33"},{"volume-title":"2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA). 296--307","author":"Chen L.","key":"e_1_2_1_14_1","unstructured":"L. Chen , L. Zhao , R. Wang , and T. M. Pinkston . 2014. MP3: Minimizing performance penalty for power-gating of Clos network-on-chip . In 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA). 296--307 . L. Chen, L. Zhao, R. Wang, and T. M. Pinkston. 2014. MP3: Minimizing performance penalty for power-gating of Clos network-on-chip. In 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA). 296--307."},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2010.5621967"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.1676939"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485950"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2015.15"},{"key":"e_1_2_1_19_1","unstructured":"Jack Dongarra Hans W. Meuer and Erich Strohmaier. 2018. TOP500 Supercomputer Sites. Retrieved from https:\/\/www.top500.org.  Jack Dongarra Hans W. Meuer and Erich Strohmaier. 2018. TOP500 Supercomputer Sites. Retrieved from https:\/\/www.top500.org."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/71.250114"},{"volume-title":"Interconnection Networks. An Engineering Approach","author":"Duato Jos\u00e9","key":"e_1_2_1_21_1","unstructured":"Jos\u00e9 Duato , Sudhakar Yalamanchili , and Lionel Ni. 2003. Interconnection Networks. An Engineering Approach . Morgan Kaufmann Publishers Inc ., San Francisco, CA. Jos\u00e9 Duato, Sudhakar Yalamanchili, and Lionel Ni. 2003. Interconnection Networks. An Engineering Approach. Morgan Kaufmann Publishers Inc., San Francisco, CA."},{"volume-title":"2013 13th IEEE\/ACM International Symposium on Cluster, Cloud, and Grid Computing. 498--505","author":"Fr\u00f6ning H.","key":"e_1_2_1_22_1","unstructured":"H. Fr\u00f6ning , M. N\u00fcssle , H. Litz , C. Leber , and U. Br\u00fcning . 2013. On achieving high message rates . In 2013 13th IEEE\/ACM International Symposium on Cluster, Cloud, and Grid Computing. 498--505 . H. Fr\u00f6ning, M. N\u00fcssle, H. Litz, C. Leber, and U. Br\u00fcning. 2013. On achieving high message rates. In 2013 13th IEEE\/ACM International Symposium on Cluster, Cloud, and Grid Computing. 498--505."},{"volume-title":"Proceedings of the 11th European PVM\/MPI Users\u2019 Group Meeting. 97--104","author":"Edgar","key":"e_1_2_1_23_1","unstructured":"Edgar Gabriel et al. 2004. Open MPI: Goals, concept, and design of a next generation MPI implementation . In Proceedings of the 11th European PVM\/MPI Users\u2019 Group Meeting. 97--104 . Edgar Gabriel et al. 2004. Open MPI: Goals, concept, and design of a next generation MPI implementation. In Proceedings of the 11th European PVM\/MPI Users\u2019 Group Meeting. 97--104."},{"key":"e_1_2_1_24_1","unstructured":"GALGO 2017. GALGO\u2014Albacete Research Institute of Informatics Supercomputer Center homepage. Retrieved from http:\/\/www.i3a.uclm.es\/galgo.  GALGO 2017. GALGO\u2014Albacete Research Institute of Informatics Supercomputer Center homepage. Retrieved from http:\/\/www.i3a.uclm.es\/galgo."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/1496091.1496103"},{"volume-title":"2012 IEEE Online Conference on Green Communications (GreenCom). 116--119","author":"Guo F.","key":"e_1_2_1_26_1","unstructured":"F. Guo , O. Ormond , M. Collier , and X. Wang . 2012. Power measurement of NetFPGA based router . In 2012 IEEE Online Conference on Green Communications (GreenCom). 116--119 . F. Guo, O. Ormond, M. Collier, and X. Wang. 2012. Power measurement of NetFPGA based router. In 2012 IEEE Online Conference on Green Communications (GreenCom). 116--119."},{"key":"e_1_2_1_27_1","unstructured":"HPCC {n.d.}. HPC Challenge Benchmark. Retrieved from http:\/\/icl.cs.utk.edu\/hpcc\/index.html.  HPCC {n.d.}. HPC Challenge Benchmark. Retrieved from http:\/\/icl.cs.utk.edu\/hpcc\/index.html."},{"key":"e_1_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/49.12886"},{"volume-title":"2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA). 712--725","author":"Kim G.","key":"e_1_2_1_29_1","unstructured":"G. Kim , H. Choi , and J. Kim . 2018. TCEP: Traffic consolidation for energy-proportional high-radix networks . In 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA). 712--725 . G. Kim, H. Choi, and J. Kim. 2018. TCEP: Traffic consolidation for energy-proportional high-radix networks. In 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA). 712--725."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2009.5161069"},{"volume-title":"2011 IEEE 17th International Symposium on High Performance Computer Architecture. 156--167","author":"Li J.","key":"e_1_2_1_31_1","unstructured":"J. Li , W. Huang , C. Lefurgy , L. Zhang , W. E. Denzel , R. R. Treumann , and K. Wang . 2011. Power shifting in thrifty interconnection network . In 2011 IEEE 17th International Symposium on High Performance Computer Architecture. 156--167 . J. Li, W. Huang, C. Lefurgy, L. Zhang, W. E. Denzel, R. R. Treumann, and K. Wang. 2011. Power shifting in thrifty interconnection network. In 2011 IEEE 17th International Symposium on High Performance Computer Architecture. 156--167."},{"volume-title":"2014 8th IEEE\/ACM International Symposium on Networks-on-Chip (NoCS). 96--103","author":"Michelogiannakis G.","key":"e_1_2_1_32_1","unstructured":"G. Michelogiannakis and J. Shalf . 2014. Variable-width datapath for on-chip network static power reduction . In 2014 8th IEEE\/ACM International Symposium on Networks-on-Chip (NoCS). 96--103 . G. Michelogiannakis and J. Shalf. 2014. Variable-width datapath for on-chip network static power reduction. In 2014 8th IEEE\/ACM International Symposium on Networks-on-Chip (NoCS). 96--103."},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1002\/jcc.20289"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1093\/bioinformatics\/btt055"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCOMM.2009.090880"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2790394"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557171"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/CONECT.2003.1231472"},{"key":"e_1_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2013.191"},{"key":"e_1_2_1_40_1","unstructured":"VEF 2017. VEF traces homepage. Retrieved from http:\/\/www.i3a.info\/VEFtraces.  VEF 2017. VEF traces homepage. Retrieved from http:\/\/www.i3a.info\/VEFtraces."},{"volume-title":"Proceedings of the International Symposium on Low Power Electronics and Design. 371--372","author":"Yokokawa M.","key":"e_1_2_1_41_1","unstructured":"M. Yokokawa , F. Shoji , A. Uno , M. Kurokawa , and T. Watanabe . 2011. The K-computer: Japanese next-generation supercomputer development project . In Proceedings of the International Symposium on Low Power Electronics and Design. 371--372 . M. Yokokawa, F. Shoji, A. Uno, M. Kurokawa, and T. Watanabe. 2011. The K-computer: Japanese next-generation supercomputer development project. In Proceedings of the International Symposium on Low Power Electronics and Design. 371--372."},{"volume-title":"2nd IEEE International Workshop on High-Performance Interconnection Networks in the Exascale and Big-Data Era. 25--32","author":"Zahn F.","key":"e_1_2_1_42_1","unstructured":"F. Zahn , P. Yebenes , S. Lammel , P. J. Garcia , and H. Fr\u00f6ning . 2016. Analyzing the energy (dis-)proportionality of scalable interconnection networks . In 2nd IEEE International Workshop on High-Performance Interconnection Networks in the Exascale and Big-Data Era. 25--32 . F. Zahn, P. Yebenes, S. Lammel, P. J. Garcia, and H. Fr\u00f6ning. 2016. Analyzing the energy (dis-)proportionality of scalable interconnection networks. In 2nd IEEE International Workshop on High-Performance Interconnection Networks in the Exascale and Big-Data Era. 25--32."}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3293445","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3293445","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:02:01Z","timestamp":1750208521000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3293445"}},"subtitle":["Power-Aware Routing in HPC Networks with On\/Off Links"],"short-title":[],"issued":{"date-parts":[[2018,12,31]]},"references-count":42,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2018,12,31]]}},"alternative-id":["10.1145\/3293445"],"URL":"https:\/\/doi.org\/10.1145\/3293445","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2018,12,31]]},"assertion":[{"value":"2018-05-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2018-11-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-01-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}