{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T07:00:54Z","timestamp":1772866854331,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":61,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,11,17]],"date-time":"2019-11-17T00:00:00Z","timestamp":1573948800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"JST-CREST","award":["JPMJCR1687"],"award-info":[{"award-number":["JPMJCR1687"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,11,17]]},"DOI":"10.1145\/3295500.3356162","type":"proceedings-article","created":{"date-parts":[[2019,11,7]],"date-time":"2019-11-07T19:43:22Z","timestamp":1573155802000},"page":"1-81","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":21,"title":["A versatile software systolic execution model for GPU memory-bound kernels"],"prefix":"10.1145","author":[{"given":"Peng","family":"Chen","sequence":"first","affiliation":[{"name":"National Institute of Advanced Industrial Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed","family":"Wahib","sequence":"additional","affiliation":[{"name":"National Institute of Advanced Industrial Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shinichiro","family":"Takizawa","sequence":"additional","affiliation":[{"name":"National Institute of Advanced Industrial Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryousei","family":"Takano","sequence":"additional","affiliation":[{"name":"National Institute of Advanced Industrial Science and Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Satoshi","family":"Matsuoka","sequence":"additional","affiliation":[{"name":"RIKEN Center for Computational, Science, Hyogo, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,11,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2012.11"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1562764.1562783"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2015.103"},{"key":"e_1_3_2_1_4_1","volume-title":"Alexandros Nikolaos Ziogas, Timo Schneider, and Torsten Hoefler.","author":"Ben-Nun Tal","year":"2019","unstructured":"Tal Ben-Nun , Johannes de Fine Licht , Alexandros Nikolaos Ziogas, Timo Schneider, and Torsten Hoefler. 2019 . Stateful Dataflow Multigraphs: A Data-Centric Model for High-Performance Parallel Programs . arXiv preprint arXiv:1902.10345 (2019). Tal Ben-Nun, Johannes de Fine Licht, Alexandros Nikolaos Ziogas, Timo Schneider, and Torsten Hoefler. 2019. Stateful Dataflow Multigraphs: A Data-Centric Model for High-Performance Parallel Programs. arXiv preprint arXiv:1902.10345 (2019)."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2925426.2926259"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-11970-5_16"},{"key":"e_1_3_2_1_7_1","volume-title":"Advanced ASIC chip synthesis","author":"Bhatnagar Himanshu","unstructured":"Himanshu Bhatnagar . 2002. Advanced ASIC chip synthesis . Springer . Himanshu Bhatnagar. 2002. Advanced ASIC chip synthesis. Springer."},{"key":"e_1_3_2_1_8_1","volume-title":"Efficient Algorithms for the Summed Area Tables Primitive on GPUs. In 2018 IEEE International Conference on Cluster Computing (CLUSTER). IEEE, 482--493","author":"Chen Peng","year":"2018","unstructured":"Peng Chen , Mohamed Wahib , Shinichiro Takizawa , Ryousei Takano , and Satoshi Matsuoka . 2018 . Efficient Algorithms for the Summed Area Tables Primitive on GPUs. In 2018 IEEE International Conference on Cluster Computing (CLUSTER). IEEE, 482--493 . Peng Chen, Mohamed Wahib, Shinichiro Takizawa, Ryousei Takano, and Satoshi Matsuoka. 2018. Efficient Algorithms for the Summed Area Tables Primitive on GPUs. In 2018 IEEE International Conference on Cluster Computing (CLUSTER). IEEE, 482--493."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.850432"},{"key":"e_1_3_2_1_10_1","volume-title":"cudnn: Efficient primitives for deep learning. arXiv preprint arXiv:1410.0759","author":"Chetlur Sharan","year":"2014","unstructured":"Sharan Chetlur , Cliff Woolley , Philippe Vandermersch , Jonathan Cohen , John Tran , Bryan Catanzaro , and Evan Shelhamer . 2014. cudnn: Efficient primitives for deep learning. arXiv preprint arXiv:1410.0759 ( 2014 ). Sharan Chetlur, Cliff Woolley, Philippe Vandermersch, Jonathan Cohen, John Tran, Bryan Catanzaro, and Evan Shelhamer. 2014. cudnn: Efficient primitives for deep learning. arXiv preprint arXiv:1410.0759 (2014)."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1964179.1964185"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.2384047"},{"key":"e_1_3_2_1_13_1","volume-title":"Code Generation in the Polytope Model","author":"Griebl Martin","unstructured":"Martin Griebl , Christian Lengauer , and Sabine Wetzel . 1998. Code Generation in the Polytope Model . In In IEEE PACT. IEEE Computer Society Press , 106--111. Martin Griebl, Christian Lengauer, and Sabine Wetzel. 1998. Code Generation in the Polytope Model. In In IEEE PACT. IEEE Computer Society Press, 106--111."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079079.3079105"},{"key":"e_1_3_2_1_15_1","volume-title":"Dissecting the NVidia Turing T4 GPU via Microbenchmarking. arXiv preprint arXiv:1903.07486","author":"Jia Zhe","year":"2019","unstructured":"Zhe Jia , Marco Maggioni , Jeffrey Smith , and Daniele Paolo Scarpazza . 2019. Dissecting the NVidia Turing T4 GPU via Microbenchmarking. arXiv preprint arXiv:1903.07486 ( 2019 ). Zhe Jia, Marco Maggioni, Jeffrey Smith, and Daniele Paolo Scarpazza. 2019. Dissecting the NVidia Turing T4 GPU via Microbenchmarking. arXiv preprint arXiv:1903.07486 (2019)."},{"key":"e_1_3_2_1_16_1","volume-title":"Dissecting the NVIDIA Volta GPU Architecture via Microbenchmarking. arXiv preprint arXiv:1804.06826","author":"Jia Zhe","year":"2018","unstructured":"Zhe Jia , Marco Maggioni , Benjamin Staiger , and Daniele P Scarpazza . 2018. Dissecting the NVIDIA Volta GPU Architecture via Microbenchmarking. arXiv preprint arXiv:1804.06826 ( 2018 ). Zhe Jia, Marco Maggioni, Benjamin Staiger, and Daniele P Scarpazza. 2018. Dissecting the NVIDIA Volta GPU Architecture via Microbenchmarking. arXiv preprint arXiv:1804.06826 (2018)."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"e_1_3_2_1_18_1","volume-title":"Advanced FPGA design: architecture, implementation, and optimization","author":"Kilts Steve","unstructured":"Steve Kilts . 2007. Advanced FPGA design: architecture, implementation, and optimization . John Wiley & Sons . Steve Kilts. 2007. Advanced FPGA design: architecture, implementation, and optimization. John Wiley & Sons."},{"key":"e_1_3_2_1_19_1","first-page":"8","article-title":"The numerical solution of stochastic differential equations","volume":"20","author":"Kloeden Peter E","year":"1977","unstructured":"Peter E Kloeden and RA Pearson . 1977 . The numerical solution of stochastic differential equations . The ANZIAM Journal 20 , 1 (1977), 8 -- 12 . Peter E Kloeden and RA Pearson. 1977. The numerical solution of stochastic differential equations. The ANZIAM Journal 20, 1 (1977), 8--12.","journal-title":"The ANZIAM Journal"},{"key":"e_1_3_2_1_20_1","volume-title":"A parallel algorithm for the efficient solution of a general class of recurrence equations","author":"Kogge Peter M","year":"1973","unstructured":"Peter M Kogge and Harold S Stone . 1973. A parallel algorithm for the efficient solution of a general class of recurrence equations . IEEE transactions on computers 100, 8 ( 1973 ), 786--793. Peter M Kogge and Harold S Stone. 1973. A parallel algorithm for the efficient solution of a general class of recurrence equations. IEEE transactions on computers 100, 8 (1973), 786--793."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1273442.1250761"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.90254"},{"key":"e_1_3_2_1_23_1","unstructured":"HT Kung. 1979. Let's design algorithms for VLSI systems. (1979).  HT Kung. 1979. Let's design algorithms for VLSI systems. (1979)."},{"key":"e_1_3_2_1_24_1","volume-title":"Proceedings of the 1981 IEEE Computer Society Workshop on Computer Architecture for Pattern Analysis and Image Database Management. 273--278","author":"Kung HT","year":"1981","unstructured":"HT Kung and RL Picard . 1981 . Hardware pipelines for multi-dimensional convolution and resampling . In Proceedings of the 1981 IEEE Computer Society Workshop on Computer Architecture for Pattern Analysis and Image Database Management. 273--278 . HT Kung and RL Picard. 1981. Hardware pipelines for multi-dimensional convolution and resampling. In Proceedings of the 1981 IEEE Computer Society Workshop on Computer Architecture for Pattern Analysis and Image Database Management. 273--278."},{"key":"e_1_3_2_1_25_1","volume-title":"Why systolic architectures? IEEE computer 15, 1","author":"Kung Hsiang-Tsung","year":"1982","unstructured":"Hsiang-Tsung Kung . 1982. Why systolic architectures? IEEE computer 15, 1 ( 1982 ), 37--46. Hsiang-Tsung Kung. 1982. Why systolic architectures? IEEE computer 15, 1 (1982), 37--46."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2013.6494986"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF01937368"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3205289.3205294"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1109\/TC.1985.1676516","article-title":"The design of optimal systolic arrays","volume":"100","author":"Li Guo-Jie","year":"1985","unstructured":"Guo-Jie Li 1985 . The design of optimal systolic arrays . IEEE Trans. Comput. 100 , 1 (1985), 66 -- 77 . Guo-Jie Li et al. 1985. The design of optimal systolic arrays. IEEE Trans. Comput. 100, 1 (1985), 66--77.","journal-title":"IEEE Trans. Comput."},{"key":"e_1_3_2_1_30_1","unstructured":"Vincent Loechner. 1999. PolyLib: A library for manipulating parameterized polyhedra. https:\/\/repo.or.cz\/polylib.git\/blob_plain\/HEAD:\/doc\/parampoly-doc.ps.gz  Vincent Loechner. 1999. PolyLib: A library for manipulating parameterized polyhedra. https:\/\/repo.or.cz\/polylib.git\/blob_plain\/HEAD:\/doc\/parampoly-doc.ps.gz"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1137\/140991133"},{"key":"e_1_3_2_1_32_1","volume-title":"Proceedings of the 1st International Workshop on High-Performance Stencil Computations, Armin Gr\u00f6\u00dflinger and Harald K\u00f6stler (Eds.)","author":"Maruyama Naoya","year":"2014","unstructured":"Naoya Maruyama and Takayuki Aoki . 2014 . Optimizing Stencil Computations for NVIDIA Kepler GPUs . In Proceedings of the 1st International Workshop on High-Performance Stencil Computations, Armin Gr\u00f6\u00dflinger and Harald K\u00f6stler (Eds.) . Vienna, Austria, 89--95. Naoya Maruyama and Takayuki Aoki. 2014. Optimizing Stencil Computations for NVIDIA Kepler GPUs. In Proceedings of the 1st International Workshop on High-Performance Stencil Computations, Armin Gr\u00f6\u00dflinger and Harald K\u00f6stler (Eds.). Vienna, Austria, 89--95."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-f-1.1984.0097"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-44917-2_13"},{"key":"e_1_3_2_1_35_1","volume-title":"Cub: Cuda unbound. URL: http:\/\/nvlabs.github.io\/cub","author":"Merrill Duane","year":"2015","unstructured":"Duane Merrill . 2015 . Cub: Cuda unbound. URL: http:\/\/nvlabs.github.io\/cub (2015). Duane Merrill. 2015. Cub: Cuda unbound. URL: http:\/\/nvlabs.github.io\/cub (2015)."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/1513895.1513905"},{"key":"e_1_3_2_1_37_1","volume-title":"Local memory and register spilling","author":"Micikevicius Paulius","year":"2011","unstructured":"Paulius Micikevicius . 2011. Local memory and register spilling . NVIDIA Corporation ( 2011 ). Paulius Micikevicius. 2011. Local memory and register spilling. NVIDIA Corporation (2011)."},{"key":"e_1_3_2_1_38_1","volume-title":"Numerical solution of differential equations","author":"Milne William Edmund","unstructured":"William Edmund Milne and WE Milne . 1953. Numerical solution of differential equations . Vol. 19 . Wiley New York . William Edmund Milne and WE Milne. 1953. Numerical solution of differential equations. Vol. 19. Wiley New York."},{"key":"e_1_3_2_1_39_1","volume-title":"ADVIS: A software package for the design of systolic arrays","author":"Moldovan Dan I","year":"1987","unstructured":"Dan I Moldovan . 1987 . ADVIS: A software package for the design of systolic arrays . IEEE transactions on computer-aided design of integrated circuits and systems 6, 1 (1987), 33--40. Dan I Moldovan. 1987. ADVIS: A software package for the design of systolic arrays. IEEE transactions on computer-aided design of integrated circuits and systems 6, 1 (1987), 33--40."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897824.2925952"},{"key":"e_1_3_2_1_41_1","volume-title":"2010 ACM\/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis. 1--13","author":"Nguyen A.","unstructured":"A. Nguyen , N. Satish , J. Chhugani , C. Kim , and P. Dubey . 2010. 3.5-D Blocking Optimization for Stencil Computations on Modern CPUs and GPUs . In 2010 ACM\/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis. 1--13 . A. Nguyen, N. Satish, J. Chhugani, C. Kim, and P. Dubey. 2010. 3.5-D Blocking Optimization for Stencil Computations on Modern CPUs and GPUs. In 2010 ACM\/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis. 1--13."},{"key":"e_1_3_2_1_42_1","unstructured":"Nvidia. 2017. CUDA C PROGRAMMING GUIDE. (2017). https:\/\/docs.nvidia.com\/cuda\/archive\/9.1\/pdf\/CUDA_C_Programming_Guide.pdf  Nvidia. 2017. CUDA C PROGRAMMING GUIDE. (2017). https:\/\/docs.nvidia.com\/cuda\/archive\/9.1\/pdf\/CUDA_C_Programming_Guide.pdf"},{"key":"e_1_3_2_1_43_1","volume-title":"NVIDIA TESLA V100 GPU ARCHITECTURE. Technical whitepaper. https:\/\/images.nvidia.com\/content\/technologies\/volta\/pdf\/tesla-volta-v100-datasheet-letter-fnl-web.pdf","year":"2017","unstructured":"Nvidia. 2017. NVIDIA TESLA V100 GPU ARCHITECTURE. Technical whitepaper. https:\/\/images.nvidia.com\/content\/technologies\/volta\/pdf\/tesla-volta-v100-datasheet-letter-fnl-web.pdf ( 2017 ). Nvidia. 2017. NVIDIA TESLA V100 GPU ARCHITECTURE. Technical whitepaper. https:\/\/images.nvidia.com\/content\/technologies\/volta\/pdf\/tesla-volta-v100-datasheet-letter-fnl-web.pdf (2017)."},{"key":"e_1_3_2_1_44_1","volume-title":"CUDA Toolkit Documentation. NVIDIA Developer Zone. https:\/\/docs.nvidia.com\/cuda\/index.html","year":"2019","unstructured":"Nvidia. 2019. CUDA Toolkit Documentation. NVIDIA Developer Zone. https:\/\/docs.nvidia.com\/cuda\/index.html ( 2019 ). Nvidia. 2019. CUDA Toolkit Documentation. NVIDIA Developer Zone. https:\/\/docs.nvidia.com\/cuda\/index.html (2019)."},{"key":"e_1_3_2_1_45_1","volume-title":"Tuning CUDA Applications for Volta. https:\/\/docs.nvidia.com\/cuda\/volta-tuning-guide\/index.html","year":"2019","unstructured":"Nvidia. 2019. Tuning CUDA Applications for Volta. https:\/\/docs.nvidia.com\/cuda\/volta-tuning-guide\/index.html ( 2019 ). Nvidia. 2019. Tuning CUDA Applications for Volta. https:\/\/docs.nvidia.com\/cuda\/volta-tuning-guide\/index.html (2019)."},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/3200691.3178500"},{"key":"e_1_3_2_1_48_1","volume-title":"Proceedings of the International Conference for High Performance Computing, Networking, Storage, and Analysis (SC '18)","author":"Rawat Prashant Singh","unstructured":"Prashant Singh Rawat , Aravind Sukumaran-Rajam , Atanas Rountev , Fabrice Rastello , Louis-No\u00ebl Pouchet , and P. Sadayappan . 2018. Associative Instruction Reordering to Alleviate Register Pressure . In Proceedings of the International Conference for High Performance Computing, Networking, Storage, and Analysis (SC '18) . IEEE Press, Piscataway, NJ, USA, Article 46, 13 pages. http:\/\/dl.acm.org\/citation.cfm?id=3291656.3291718 Prashant Singh Rawat, Aravind Sukumaran-Rajam, Atanas Rountev, Fabrice Rastello, Louis-No\u00ebl Pouchet, and P. Sadayappan. 2018. Associative Instruction Reordering to Alleviate Register Pressure. In Proceedings of the International Conference for High Performance Computing, Networking, Storage, and Analysis (SC '18). IEEE Press, Piscataway, NJ, USA, Article 46, 13 pages. http:\/\/dl.acm.org\/citation.cfm?id=3291656.3291718"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2862896"},{"key":"e_1_3_2_1_50_1","volume-title":"Intel threading building blocks: outfitting C++ for multi-core processor parallelism. \"O'Reilly Media","author":"Reinders James","unstructured":"James Reinders . 2007. Intel threading building blocks: outfitting C++ for multi-core processor parallelism. \"O'Reilly Media , Inc .\". James Reinders. 2007. Intel threading building blocks: outfitting C++ for multi-core processor parallelism. \"O'Reilly Media, Inc.\"."},{"key":"e_1_3_2_1_51_1","unstructured":"Putt Sakdhnagool Amit Sabne and Rudolf Eigenmann. 2019. RegDem: Increasing GPU Performance via Shared Memory Register Spilling. arXiv:arXiv:1907.02894  Putt Sakdhnagool Amit Sabne and Rudolf Eigenmann. 2019. RegDem: Increasing GPU Performance via Shared Memory Register Spilling. arXiv:arXiv:1907.02894"},{"key":"e_1_3_2_1_52_1","volume-title":"Optimizing and Auto-Tuning Iterative Stencil Loops for GPUs with the In-Plane Method. In 2013 IEEE 27th International Symposium on Parallel and Distributed Processing. 452--462","author":"Tang W. T.","unstructured":"W. T. Tang , W. J. Tan , R. Krishnamoorthy , Y. W. Wong , S. H. Kuo , R. S. M. Goh , S. J. Turner , and W. F. Wong . 2013 . Optimizing and Auto-Tuning Iterative Stencil Loops for GPUs with the In-Plane Method. In 2013 IEEE 27th International Symposium on Parallel and Distributed Processing. 452--462 . W. T. Tang, W. J. Tan, R. Krishnamoorthy, Y. W. Wong, S. H. Kuo, R. S. M. Goh, S. J. Turner, and W. F. Wong. 2013. Optimizing and Auto-Tuning Iterative Stencil Loops for GPUs with the In-Plane Method. In 2013 IEEE 27th International Symposium on Parallel and Distributed Processing. 452--462."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/2400682.2400713"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2010.5452013"},{"key":"e_1_3_2_1_56_1","unstructured":"Pavan Yalamanchili Umar Arshad Zakiuddin Mohammed Pradeep Garigipati Peter Entschev Brian Kloppenborg James Malcolm and John Melonakos. 2015. ArrayFire - A high performance software library for parallel computing with an easy-to-use API. https:\/\/github.com\/arrayfire\/arrayfire  Pavan Yalamanchili Umar Arshad Zakiuddin Mohammed Pradeep Garigipati Peter Entschev Brian Kloppenborg James Malcolm and John Melonakos. 2015. ArrayFire - A high performance software library for parallel computing with an easy-to-use API. https:\/\/github.com\/arrayfire\/arrayfire"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676441"},{"key":"e_1_3_2_1_58_1","volume-title":"Tessellating Stencils. In Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC '17)","author":"Yuan Liang","year":"2017","unstructured":"Liang Yuan , Yunquan Zhang , Peng Guo , and Shan Huang . 2017 . Tessellating Stencils. In Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC '17) . Article 49, 13 pages. Liang Yuan, Yunquan Zhang, Peng Guo, and Shan Huang. 2017. Tessellating Stencils. In Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis (SC '17). Article 49, 13 pages."},{"key":"e_1_3_2_1_59_1","volume-title":"IEEE High Performance Extreme Computing Conference, HPEC. IEEE, 117--122","author":"Zhang Guangwei","year":"2016","unstructured":"Guangwei Zhang and Yinliang Zhao . 2016 . Modeling the Performance of 2.5D Blocking of 3D Stencil Code on GPUs . In IEEE High Performance Extreme Computing Conference, HPEC. IEEE, 117--122 . Guangwei Zhang and Yinliang Zhao. 2016. Modeling the Performance of 2.5D Blocking of 3D Stencil Code on GPUs. In IEEE High Performance Extreme Computing Conference, HPEC. IEEE, 117--122."},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/3018743.3018755"},{"key":"e_1_3_2_1_61_1","volume-title":"Delivering Performance-Portable Stencil Computations on CPUs and GPUs Using Bricks. In 2018 IEEE\/ACM International Workshop on Performance, Portability and Productivity in HPC (P3HPC). IEEE, 59--70","author":"Zhao Tuowen","year":"2018","unstructured":"Tuowen Zhao , Samuel Williams , Mary Hall , and Hans Johansen . 2018 . Delivering Performance-Portable Stencil Computations on CPUs and GPUs Using Bricks. In 2018 IEEE\/ACM International Workshop on Performance, Portability and Productivity in HPC (P3HPC). IEEE, 59--70 . Tuowen Zhao, Samuel Williams, Mary Hall, and Hans Johansen. 2018. Delivering Performance-Portable Stencil Computations on CPUs and GPUs Using Bricks. In 2018 IEEE\/ACM International Workshop on Performance, Portability and Productivity in HPC (P3HPC). IEEE, 59--70."},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174248"},{"key":"e_1_3_2_1_63_1","volume-title":"International Workshop on Applied Parallel Computing. Springer, 343--357","author":"Zumbusch Gerhard","year":"2012","unstructured":"Gerhard Zumbusch . 2012 . Vectorized higher order finite difference kernels . In International Workshop on Applied Parallel Computing. Springer, 343--357 . Gerhard Zumbusch. 2012. Vectorized higher order finite difference kernels. In International Workshop on Applied Parallel Computing. Springer, 343--357."}],"event":{"name":"SC '19: The International Conference for High Performance Computing, Networking, Storage, and Analysis","location":"Denver Colorado","acronym":"SC '19","sponsor":["SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing","IEEE CS"]},"container-title":["Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3295500.3356162","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3295500.3356162","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:02:13Z","timestamp":1750208533000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3295500.3356162"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11,17]]},"references-count":61,"alternative-id":["10.1145\/3295500.3356162","10.1145\/3295500"],"URL":"https:\/\/doi.org\/10.1145\/3295500.3356162","relation":{},"subject":[],"published":{"date-parts":[[2019,11,17]]},"assertion":[{"value":"2019-11-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}