{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T07:29:16Z","timestamp":1768030156677,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,11,17]],"date-time":"2019-11-17T00:00:00Z","timestamp":1573948800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100010663","name":"H2020 European Research Council","doi-asserted-by":"publisher","award":["678880, 801039"],"award-info":[{"award-number":["678880, 801039"]}],"id":[{"id":"10.13039\/100010663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,11,17]]},"DOI":"10.1145\/3295500.3356201","type":"proceedings-article","created":{"date-parts":[[2019,11,7]],"date-time":"2019-11-07T19:43:22Z","timestamp":1573155802000},"page":"1-33","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":30,"title":["Streaming message interface"],"prefix":"10.1145","author":[{"given":"Tiziano","family":"De Matteis","sequence":"first","affiliation":[{"name":"ETH Zurich"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Johannes","family":"de Fine Licht","sequence":"additional","affiliation":[{"name":"ETH Zurich"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jakub","family":"Ber\u00e1nek","sequence":"additional","affiliation":[{"name":"Technical University of Ostrava"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Torsten","family":"Hoefler","sequence":"additional","affiliation":[{"name":"ETH Zurich"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,11,17]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2446479"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/567806.567807"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.022071131"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339272"},{"key":"e_1_3_2_1_6_1","volume-title":"Transformations of High-Level Synthesis Codes for High-Performance Computing. CoRR abs\/1805.08288","author":"de Fine Licht Johannes","year":"2018","unstructured":"Johannes de Fine Licht , Simon Meierhans , and Torsten Hoefler . 2018. Transformations of High-Level Synthesis Codes for High-Performance Computing. CoRR abs\/1805.08288 ( 2018 ). arXiv:1805.08288 http:\/\/arxiv.org\/abs\/1805.08288 Johannes de Fine Licht, Simon Meierhans, and Torsten Hoefler. 2018. Transformations of High-Level Synthesis Codes for High-Performance Computing. CoRR abs\/1805.08288 (2018). arXiv:1805.08288 http:\/\/arxiv.org\/abs\/1805.08288"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2011.34"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2011.65"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293909"},{"key":"e_1_3_2_1_10_1","volume-title":"FPDeep: Acceleration and Load Balancing of CNN Training on FPGA Clusters. In 2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). 81--84","author":"Geng T.","unstructured":"T. Geng , T. Wang , A. Sanaullah , C. Yang , R. Xu , R. Patel , and M. Herbordt . 2018 . FPDeep: Acceleration and Load Balancing of CNN Training on FPGA Clusters. In 2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). 81--84 . T. Geng, T. Wang, A. Sanaullah, C. Yang, R. Xu, R. Patel, and M. Herbordt. 2018. FPDeep: Acceleration and Load Balancing of CNN Training on FPGA Clusters. In 2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). 81--84."},{"key":"e_1_3_2_1_11_1","volume-title":"2016 IEEE High Performance Extreme Computing Conference (HPEC). 1--7.","author":"George A. D.","unstructured":"A. D. George , M. C. Herbordt , H. Lam , A. G. Lawande , J. Sheng , and C. Yang . 2016. Novo-G#: Large-scale reconfigurable computing with direct and programmable interconnects . In 2016 IEEE High Performance Extreme Computing Conference (HPEC). 1--7. A. D. George, M. C. Herbordt, H. Lam, A. G. Lawande, J. Sheng, and C. Yang. 2016. Novo-G#: Large-scale reconfigurable computing with direct and programmable interconnects. In 2016 IEEE High Performance Extreme Computing Conference (HPEC). 1--7."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2016.51"},{"key":"e_1_3_2_1_13_1","unstructured":"Amazon EC2 F1 instances. [n. d.]. https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/.  Amazon EC2 F1 instances. [n. d.]. https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2017.39"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2907294.2907302"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3149457.3149479"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/IA3.2016.012"},{"key":"e_1_3_2_1_18_1","volume-title":"Johannes de Fine Licht, and Torsten Hoefler","author":"Matteis Tiziano De","year":"2019","unstructured":"Tiziano De Matteis , Johannes de Fine Licht, and Torsten Hoefler . 2019 . FBLAS : Streaming Linear Algebra on FPGA. CoRR (Aug . 2019). Tiziano De Matteis, Johannes de Fine Licht, and Torsten Hoefler. 2019. FBLAS: Streaming Linear Algebra on FPGA. CoRR (Aug. 2019)."},{"key":"e_1_3_2_1_19_1","volume-title":"MPI: A Message-Passing Interface Standard, Version 3.1. Specification. https:\/\/www.mpi-forum.org\/docs\/mpi-3.1\/mpi31-report.pdf","author":"Interface Forum Message Passing","year":"2015","unstructured":"Message Passing Interface Forum . 2015 . MPI: A Message-Passing Interface Standard, Version 3.1. Specification. https:\/\/www.mpi-forum.org\/docs\/mpi-3.1\/mpi31-report.pdf Message Passing Interface Forum. 2015. MPI: A Message-Passing Interface Standard, Version 3.1. Specification. https:\/\/www.mpi-forum.org\/docs\/mpi-3.1\/mpi31-report.pdf"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00057"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1862648.1862652"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2013.51"},{"key":"e_1_3_2_1_23_1","volume-title":"16th USENIX Symposium on Networked Systems Design and Implementation (NSDI 19)","author":"Shu Ran","year":"2019","unstructured":"Ran Shu , Peng Cheng , Guo Chen , Zhiyuan Guo , Lei Qu , Yongqiang Xiong , Derek Chiou , and Thomas Moscibroda . 2019 . Direct Universal Access: Making Data Center Resources Available to FPGA . In 16th USENIX Symposium on Networked Systems Design and Implementation (NSDI 19) . USENIX Association, Boston, MA, 127--140. https:\/\/www.usenix.org\/conference\/nsdi19\/presentation\/shu Ran Shu, Peng Cheng, Guo Chen, Zhiyuan Guo, Lei Qu, Yongqiang Xiong, Derek Chiou, and Thomas Moscibroda. 2019. Direct Universal Access: Making Data Center Resources Available to FPGA. In 16th USENIX Symposium on Networked Systems Design and Implementation (NSDI 19). USENIX Association, Boston, MA, 127--140. https:\/\/www.usenix.org\/conference\/nsdi19\/presentation\/shu"},{"key":"e_1_3_2_1_24_1","unstructured":"Stratix 10 GX\/SX Product Table. [n. d.]. https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/pt\/stratix-10-product-table.pdf.  Stratix 10 GX\/SX Product Table. [n. d.]. https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/pt\/stratix-10-product-table.pdf."},{"key":"e_1_3_2_1_25_1","unstructured":"Versal ACAP AI Core Series Product Table. [n. d.]. https:\/\/www.xilinx.com\/support\/documentation\/selection-guides\/versal-ai-core-product-selection-guide.pdf.  Versal ACAP AI Core Series Product Table. [n. d.]. https:\/\/www.xilinx.com\/support\/documentation\/selection-guides\/versal-ai-core-product-selection-guide.pdf."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021744"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934644"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174248"}],"event":{"name":"SC '19: The International Conference for High Performance Computing, Networking, Storage, and Analysis","location":"Denver Colorado","acronym":"SC '19","sponsor":["SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing","IEEE CS"]},"container-title":["Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3295500.3356201","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3295500.3356201","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:02:13Z","timestamp":1750208533000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3295500.3356201"}},"subtitle":["high-performance distributed memory programming on reconfigurable hardware"],"short-title":[],"issued":{"date-parts":[[2019,11,17]]},"references-count":28,"alternative-id":["10.1145\/3295500.3356201","10.1145\/3295500"],"URL":"https:\/\/doi.org\/10.1145\/3295500.3356201","relation":{},"subject":[],"published":{"date-parts":[[2019,11,17]]},"assertion":[{"value":"2019-11-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}