{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,19]],"date-time":"2026-01-19T08:51:57Z","timestamp":1768812717012,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":34,"publisher":"ACM","license":[{"start":{"date-parts":[[2018,11,4]],"date-time":"2018-11-04T00:00:00Z","timestamp":1541289600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2018,11,4]]},"DOI":"10.1145\/3295816.3295821","type":"proceedings-article","created":{"date-parts":[[2019,3,6]],"date-time":"2019-03-06T20:08:54Z","timestamp":1551902934000},"page":"1-6","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":20,"title":["HERO"],"prefix":"10.1145","author":[{"given":"Andreas","family":"Kurth","sequence":"first","affiliation":[{"name":"IIS, Switzerland"}]},{"given":"Alessandro","family":"Capotondi","sequence":"additional","affiliation":[{"name":"University of Bologna, Italy"}]},{"given":"Pirmin","family":"Vogel","sequence":"additional","affiliation":[{"name":"IIS, Switzerland"}]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[{"name":"IIS, Switzerland"}]},{"given":"Andrea","family":"Marongiu","sequence":"additional","affiliation":[{"name":"University of Bologna Bologna, Italy"}]}],"member":"320","published-online":{"date-parts":[[2018,11,4]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"ARM Ltd. 2017. ARM Mali GPU OpenCL.  ARM Ltd. 2017. ARM Mali GPU OpenCL."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3078659.3079071"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2016.2554318"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897972"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"F. Conti P. D. Schiavone and L. Benini. 2018. XNOR Neural Engine: a Hardware Accelerator IP for 21.6 fJ\/op Binary Neural Network Inference. IEEE TCADICS (2018) 1--1.  F. Conti P. D. Schiavone and L. Benini. 2018. XNOR Neural Engine: a Hardware Accelerator IP for 21.6 fJ\/op Binary Neural Network Inference. IEEE TCADICS (2018) 1--1.","DOI":"10.1109\/TCAD.2018.2857019"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/99.660313"},{"key":"e_1_3_2_1_7_1","volume-title":"ISCAS '18","author":"Das S."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1142\/S0129626411000151"},{"key":"e_1_3_2_1_9_1","volume-title":"DATE '18","author":"Forsberg B."},{"key":"e_1_3_2_1_10_1","first-page":"1","article-title":"Near-Threshold RISC-V Core With DSP Extensions for Scalable IoT Endpoint Devices","volume":"99","author":"M. Gautschi","year":"2017","journal-title":"IEEE TVLSI PP"},{"key":"e_1_3_2_1_11_1","unstructured":"John L Hennessy and David A Patterson. 2018. Computer architecture: a quantitative approach (6 ed.). Elsevier.   John L Hennessy and David A Patterson. 2018. Computer architecture: a quantitative approach (6 ed.). Elsevier."},{"key":"e_1_3_2_1_12_1","unstructured":"Intel Corp. 2018. Migrating Offloading Software to Intel Xeon Phi Processor. white paper. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/white-papersmigrating-offloading-software-paper.pdf.  Intel Corp. 2018. Migrating Offloading Software to Intel Xeon Phi Processor. white paper. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/white-papersmigrating-offloading-software-paper.pdf."},{"key":"e_1_3_2_1_13_1","unstructured":"kokke. 2018. tiny-AES-c: Small portable AES 128\/192\/256 in C. GitHub repository. https:\/\/github.com\/kokke\/tiny-AES-c\/tree\/f56dbc05ab0d795d74f43436aac9da56a7cc8e11  kokke. 2018. tiny-AES-c: Small portable AES 128\/192\/256 in C. GitHub repository. https:\/\/github.com\/kokke\/tiny-AES-c\/tree\/f56dbc05ab0d795d74f43436aac9da56a7cc8e11"},{"key":"e_1_3_2_1_14_1","volume-title":"HERO: Heterogeneous Embedded Research Platform for Exploring RISC-V Manycore Accelerators on FPGA. CoRR abs\/1712.06497","author":"Kurth Andreas","year":"2017"},{"key":"e_1_3_2_1_15_1","volume-title":"Scalable and Efficient Virtual Memory Sharing in Heterogeneous SoCs with TLB Prefetching and MMU-Aware DMA Engine. In ICCD '18","author":"Kurth A."},{"key":"e_1_3_2_1_16_1","first-page":"2","article-title":"The Quest for Energy-Efficient I$ Design in Ultra-Low-Power Clustered Many-Cores","volume":"4","author":"Loi I.","year":"2018","journal-title":"IEEE TMSCS"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2016.02.002"},{"key":"e_1_3_2_1_18_1","first-page":"4","article-title":"Simplifying Many-Core-Based Heterogeneous SoC Programming With Offload Directives","volume":"11","author":"Marongiu A.","year":"2015","journal-title":"IEEE TII"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/3019057.3019063"},{"key":"e_1_3_2_1_20_1","volume-title":"IPDPSW '16","author":"Martineau M."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228568"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-11454-5_15"},{"key":"e_1_3_2_1_23_1","unstructured":"NVIDIA Corp. 2017. NVIDIA Tesla V100 GPU Architecture. white paper.  NVIDIA Corp. 2017. NVIDIA Tesla V100 GPU Architecture. white paper."},{"key":"e_1_3_2_1_24_1","unstructured":"OpenMP Architecture Review Board. 2013. OpenMP API v4.0.  OpenMP Architecture Review Board. 2013. OpenMP API v4.0."},{"key":"e_1_3_2_1_25_1","unstructured":"PULP Platform. 2018. bigPULP: RISC-V manycore accelerator for HERO (v1.0.0). GitHub repository. https:\/\/github.com\/pulp-platform\/bigpulp\/tree\/v1.0.0  PULP Platform. 2018. bigPULP: RISC-V manycore accelerator for HERO (v1.0.0). GitHub repository. https:\/\/github.com\/pulp-platform\/bigpulp\/tree\/v1.0.0"},{"key":"e_1_3_2_1_26_1","unstructured":"PULP Platform. 2018. HERO SDK (v1.0.1). GitHub repository. https:\/\/github.com\/pulp-platform\/hero-sdk\/tree\/v1.0.1  PULP Platform. 2018. HERO SDK (v1.0.1). GitHub repository. https:\/\/github.com\/pulp-platform\/hero-sdk\/tree\/v1.0.1"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-32820-6_86"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/2597917.2597922"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.3711645"},{"key":"e_1_3_2_1_30_1","volume-title":"Lightweight Virtual Memory Support for Many-core Accelerators in Heterogeneous Embedded SoCs. In CODES '15","author":"P. Vogel","year":"2015"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/3126560"},{"key":"e_1_3_2_1_32_1","unstructured":"Andrew Waterman and Krste Asanovic. 2017. The RISC-V Instruction Set Manual Volume I: User-Level ISA v2.2.  Andrew Waterman and Krste Asanovic. 2017. The RISC-V Instruction Set Manual Volume I: User-Level ISA v2.2."},{"key":"e_1_3_2_1_33_1","unstructured":"Xilinx Inc. 2016. Zynq-7000 All Programmable SoC Overview. Product Specification.  Xilinx Inc. 2016. Zynq-7000 All Programmable SoC Overview. Product Specification."},{"key":"e_1_3_2_1_34_1","first-page":"4","article-title":"A RISC-V Vector Processor With Simultaneous-Switching Switched-Capacitor DC -DC Converters in 28 nm FDSOI","volume":"51","author":"B. Zimmer","year":"2016","journal-title":"IEEE JSSC"}],"event":{"name":"ANDARE'18: 2nd Workshop on AutotuniNg and aDaptivity AppRoaches for Energy efficient HPC Systems","location":"Limassol Cyprus","acronym":"ANDARE'18"},"container-title":["Proceedings of the 2nd Workshop on AutotuniNg and aDaptivity AppRoaches for Energy efficient HPC Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3295816.3295821","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3295816.3295821","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:57:59Z","timestamp":1750208279000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3295816.3295821"}},"subtitle":["an open-source research platform for HW\/SW exploration of heterogeneous manycore systems"],"short-title":[],"issued":{"date-parts":[[2018,11,4]]},"references-count":34,"alternative-id":["10.1145\/3295816.3295821","10.1145\/3295816"],"URL":"https:\/\/doi.org\/10.1145\/3295816.3295821","relation":{},"subject":[],"published":{"date-parts":[[2018,11,4]]},"assertion":[{"value":"2018-11-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}