{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:10:05Z","timestamp":1750205405456,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":114,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,4,4]],"date-time":"2019-04-04T00:00:00Z","timestamp":1554336000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF-1814654","CNS-1441650"],"award-info":[{"award-number":["CCF-1814654","CNS-1441650"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,4,4]]},"DOI":"10.1145\/3297858.3304020","type":"proceedings-article","created":{"date-parts":[[2019,4,4]],"date-time":"2019-04-04T18:38:43Z","timestamp":1554403123000},"page":"361-377","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":7,"title":["Architectural Support for Containment-based Security"],"prefix":"10.1145","author":[{"given":"Hansen","family":"Zhang","sequence":"first","affiliation":[{"name":"Princeton University, Princeton, NJ, USA"}]},{"given":"Soumyadeep","family":"Ghosh","sequence":"additional","affiliation":[{"name":"Princeton University & Barefoot Networks, Princeton, NJ, USA"}]},{"given":"Jordan","family":"Fix","sequence":"additional","affiliation":[{"name":"Princeton University & Facebook, Princeton, NJ, USA"}]},{"given":"Sotiris","family":"Apostolakis","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, NJ, USA"}]},{"given":"Stephen R.","family":"Beard","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, NJ, USA"}]},{"given":"Nayana P.","family":"Nagendra","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, NJ, USA"}]},{"given":"Taewook","family":"Oh","sequence":"additional","affiliation":[{"name":"Princeton University & Facebook, Princeton, NJ, USA"}]},{"given":"David I.","family":"August","sequence":"additional","affiliation":[{"name":"Princeton University, Princeton, NJ, USA"}]}],"member":"320","published-online":{"date-parts":[[2019,4,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2007.36"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217542"},{"key":"e_1_3_2_1_3_1","volume-title":"Arm's Cortex-A76 CPU Unveiled: Taking Aim at the Top for 7nm. https:\/\/www.anandtech.com\/show\/12785\/arm-cortex-a76-cpu-unveiled-7nm-powerhouse Retrieved","author":"Com H.","year":"2019","unstructured":"ANANDTECH.Com. 2018. Arm's Cortex-A76 CPU Unveiled: Taking Aim at the Top for 7nm. https:\/\/www.anandtech.com\/show\/12785\/arm-cortex-a76-cpu-unveiled-7nm-powerhouse Retrieved January 16, 2019 from"},{"key":"e_1_3_2_1_4_1","unstructured":"Arm.Com. 2009. Building a Secure System using TrustZone Technology. http:\/\/infocenter.arm.com\/help\/topic\/com.arm.doc.prd29-genc-009492c\/PRD29-GENC-009492C_trustzone_security_whitepaper.pdf Retrieved January 16 2019 from"},{"key":"e_1_3_2_1_5_1","volume-title":"Filed","author":"August David I.","year":"2015","unstructured":"David I. August, Soumyadeep Ghosh, and Jordan Fix. 2015. \"Trust architecture and related methods\", U.S. Provisional Pat. Ser. No. 15\/518,681, Filed October 21, 2015."},{"key":"e_1_3_2_1_6_1","first-page":"2000","article-title":"DIVA: A Dynamic Approach to Microprocessor Verification","volume":"2","author":"Austin Todd","year":"2000","unstructured":"Todd Austin. 2000. DIVA: A Dynamic Approach to Microprocessor Verification. Journal of Instruction-Level Parallelism , Vol. 2 (2000), 2000.","journal-title":"Journal of Instruction-Level Parallelism"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.43"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120878"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/320080.320111"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996591"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1985.231893"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559047"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.37"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.5555\/2492708.2492958"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-40349-1_12"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/2671225.2671275"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-85174-5_13"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2517349.2522733"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/647763.735662"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/2588043"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687424"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559048"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"D. Champagne and R. B. Lee. 2010. Scalable architectural support for trusted software. In HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture . 1--12.","DOI":"10.1109\/HPCA.2010.5416657"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360139"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1181309.1181319"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1945023.1945034"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.20"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/1880392.1880400"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/3241094.3241161"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250722"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.17"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.2"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.5555\/2208461.2208468"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1261390"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.5555\/1610416"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.5555\/3207796"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2010.18"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.5555\/83471.83476"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.5555\/2534766.2534809"},{"volume-title":"Intel Xeon Platinum 8176 Processor. https:\/\/ark.intel.com\/products\/120508\/Intel-Xeon-Platinum-8176-Processor-38--5M-Cache-2--10-GHz Retrieved","year":"2019","key":"e_1_3_2_1_42_1","unstructured":"Intel.Com. 2017. Intel Xeon Platinum 8176 Processor. https:\/\/ark.intel.com\/products\/120508\/Intel-Xeon-Platinum-8176-Processor-38--5M-Cache-2--10-GHz Retrieved January 16, 2019 from"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378669"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559049"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/307988.307989"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665726"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.5555\/1387709.1387714"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.5555\/1212661"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605409"},{"key":"e_1_3_2_1_50_1","volume-title":"Spectre Attacks: Exploiting Speculative Execution. In 40th IEEE Symposium on Security and Privacy (S&P'19)","author":"Kocher Paul","year":"2019","unstructured":"Paul Kocher, Jann Horn, Anders Fogh, Daniel Genkin, Daniel Gruss, Werner Haas, Mike Hamburg, Moritz Lipp, Stefan Mangard, Thomas Prescher, Michael Schwarz, and Yuval Yarom. 2019. Spectre Attacks: Exploiting Speculative Execution. In 40th IEEE Symposium on Security and Privacy (S&P'19) ."},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2010.2096811"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.5555\/1522514"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/1538788.1538814"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559038"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.5555\/829515.830564"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.5555\/3277203.3277276"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.5555\/968878.969049"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/2487726.2488368"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378265"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379017"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.980007"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2013.47"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.5555\/520550.835053"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2009.5224966"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.5555\/523974.834850"},{"key":"e_1_3_2_1_67_1","volume-title":"http:\/\/redis.io Retrieved","author":"Redis Io.","year":"2019","unstructured":"Redis.Io. 2018. Redis. http:\/\/redis.io Retrieved January 16, 2019 from"},{"volume-title":"End-to-End Verification of Processors with ISA-Formal","author":"Reid Alastair","key":"e_1_3_2_1_68_1","unstructured":"Alastair Reid, Rick Chen, Anastasios Deligiannis, David Gilday, David Hoyes, Will Keen, Ashan Pathirane, Owen Shepherd, Peter Vrabel, and Ali Zaidi. 2016. End-to-End Verification of Processors with ISA-Formal .Springer International Publishing, Cham, 42--58."},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339652"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2005.34"},{"key":"e_1_3_2_1_71_1","volume-title":"https:\/\/riscv.org Retrieved","author":"Org V.","year":"2019","unstructured":"RISCV.Org. 2018. RISC-V Foundation. https:\/\/riscv.org Retrieved January 16, 2019 from"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.44"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1145\/1152154.1152170"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.5555\/795672.796966"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403631"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2009.5224968"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2093547"},{"key":"e_1_3_2_1_78_1","unstructured":"Mark Seaborn. 2015. Exploiting the DRAM rowhammer bug to gain kernel privileges. http:\/\/googleprojectzero.blogspot.com\/2015\/03\/exploiting-dram-rowhammer-bug-to-gain.html Retrieved January 16 2019 from"},{"key":"e_1_3_2_1_79_1","unstructured":"Adi Shamir. 2018. How Cryptosystems Are Really Broken. http:\/\/www.forth.gr\/onassis\/lectures\/pdf\/How_Cryptosystems_Are_Really_Broken.pdf Retrieved January 16 2019 from"},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1007\/BF02190104"},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.98"},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.755464"},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.5555\/823453.823841"},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2011.32"},{"key":"e_1_3_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1145\/782814.782838"},{"key":"e_1_3_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.179"},{"key":"e_1_3_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379247"},{"key":"e_1_3_2_1_88_1","unstructured":"Synopsys.Com. 2018. Synopsys' DesignWare IP for PCI Express (PCIe) Solution. http:\/\/www.synopsys.com\/IP\/InterfaceIP\/PCIExpress\/Pages\/default.aspx Retrieved January 16 2019 from"},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.7"},{"key":"e_1_3_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.28"},{"key":"e_1_3_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1007\/11541868_21"},{"key":"e_1_3_2_1_92_1","unstructured":"TrustedComputingGroup.Org. 2018. Trusted Computing Group . http:\/\/trustedcomputinggroup.org Retrieved January 16 2019 from"},{"key":"e_1_3_2_1_93_1","volume-title":"CAV 2015, San Francisco, CA, USA, July 18--24, 2015, Proceedings, Part II. 109--127","author":"Vijayaraghavan Muralidaran","year":"2015","unstructured":"Muralidaran Vijayaraghavan, Adam Chlipala, Arvind, and Nirav Dave. 2015. Modular Deductive Verification of Multiprocessor Hardware Designs. In Computer Aided Verification - 27th International Conference, CAV 2015, San Francisco, CA, USA, July 18--24, 2015, Proceedings, Part II. 109--127."},{"key":"e_1_3_2_1_94_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2013.48"},{"volume-title":"Verifiable ASICs. In 2016 IEEE Symposium on Security and Privacy (SP) . 759--778","author":"Wahby R. S.","key":"e_1_3_2_1_95_1","unstructured":"R. S. Wahby, M. Howald, S. Garg, A. Shelat, and M. Walfish. 2016. Verifiable ASICs. In 2016 IEEE Symposium on Security and Privacy (SP) . 759--778."},{"key":"e_1_3_2_1_96_1","doi-asserted-by":"crossref","unstructured":"Riad S. Wahby Srinath T. V. Setty Zuocheng Ren Andrew J. Blumberg and Michael Walfish. 2015. Efficient RAM and control flow in verifiable outsourced computation. In NDSS .","DOI":"10.14722\/ndss.2015.23097"},{"key":"e_1_3_2_1_97_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2010.19"},{"key":"e_1_3_2_1_98_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2011.27"},{"key":"e_1_3_2_1_99_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516654"},{"key":"e_1_3_2_1_100_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2007.7"},{"key":"e_1_3_2_1_101_1","doi-asserted-by":"publisher","DOI":"10.5555\/1015090.1015204"},{"key":"e_1_3_2_1_102_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2005.82"},{"key":"e_1_3_2_1_103_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2008.4559039"},{"key":"e_1_3_2_1_104_1","doi-asserted-by":"publisher","DOI":"10.5555\/647882.738066"},{"key":"e_1_3_2_1_105_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2011.2157341"},{"key":"e_1_3_2_1_106_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.368009"},{"key":"e_1_3_2_1_107_1","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403703"},{"key":"e_1_3_2_1_108_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.22"},{"key":"e_1_3_2_1_109_1","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2013.6581574"},{"key":"e_1_3_2_1_110_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488808"},{"volume-title":"2017 IEEE Symposium on Security and Privacy (SP). 863--880","author":"Zhang Y.","key":"e_1_3_2_1_111_1","unstructured":"Y. Zhang, D. Genkin, J. Katz, D. Papadopoulos, and C. Papamanthou. 2017. vSQL: Verifying Arbitrary SQL Queries over Dynamic Outsourced Databases. In 2017 IEEE Symposium on Security and Privacy (SP). 863--880."},{"key":"e_1_3_2_1_112_1","doi-asserted-by":"publisher","DOI":"10.1145\/2259016.2259035"},{"key":"e_1_3_2_1_113_1","doi-asserted-by":"publisher","DOI":"10.1145\/2810103.2813711"},{"key":"e_1_3_2_1_114_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854289"}],"event":{"name":"ASPLOS '19: Architectural Support for Programming Languages and Operating Systems","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Providence RI USA","acronym":"ASPLOS '19"},"container-title":["Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3297858.3304020","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3297858.3304020","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3297858.3304020","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:14Z","timestamp":1750204394000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3297858.3304020"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4,4]]},"references-count":114,"alternative-id":["10.1145\/3297858.3304020","10.1145\/3297858"],"URL":"https:\/\/doi.org\/10.1145\/3297858.3304020","relation":{},"subject":[],"published":{"date-parts":[[2019,4,4]]},"assertion":[{"value":"2019-04-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}