{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,21]],"date-time":"2026-01-21T16:26:43Z","timestamp":1769012803021,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":65,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,4,4]],"date-time":"2019-04-04T00:00:00Z","timestamp":1554336000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1629431, CCF-1703637"],"award-info":[{"award-number":["CCF-1629431, CCF-1703637"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,4,4]]},"DOI":"10.1145\/3297858.3304033","type":"proceedings-article","created":{"date-parts":[[2019,4,4]],"date-time":"2019-04-04T18:38:43Z","timestamp":1554403123000},"page":"849-863","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":30,"title":["Replica"],"prefix":"10.1145","author":[{"given":"Vimuth","family":"Fernando","sequence":"first","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, IL, USA"}]},{"given":"Antonio","family":"Franques","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, IL, USA"}]},{"given":"Sergi","family":"Abadal","sequence":"additional","affiliation":[{"name":"Universitat Polit\u00e8cnica de Catalunya, Barcelona, Spain"}]},{"given":"Sasa","family":"Misailovic","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, IL, USA"}]},{"given":"Josep","family":"Torrellas","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign, Urbana, IL, USA"}]}],"member":"320","published-online":{"date-parts":[[2019,4,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872396"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNET.2014.2332271"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2018.1601068"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2015.11"},{"key":"e_1_3_2_1_5_1","volume-title":"Mohammad Mejbah Ul Alam, and Abdullah Muzahid","author":"Akram Riad","year":"2016","unstructured":"Riad Akram, Mohammad Mejbah Ul Alam, and Abdullah Muzahid. 2016. Approximate Lock: Trading off Accuracy for Performance by Skipping Critical Sections. In ISSRE."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10791-008-9066-8"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","unstructured":"Jason Ansel Shoaib Kamil Kalyan Veeramachaneni Jonathan Ragan-Kelley Jeffrey Bosboom Una-May O'Reilly and Saman Amarasinghe. 2014. OpenTuner: An extensible framework for program autotuning. In PACT . 10.1145\/2628071.2628092","DOI":"10.1145\/2628071.2628092"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","unstructured":"Rajeshwari Banakar Stefan Steinke Bo-Sik Lee Mahesh Balakrishnan and Peter Marwedel. 2002. Scratchpad memory: A design alternative for cache on-chip memory in embedded systems. In CODES . 10.1145\/774789.774805","DOI":"10.1145\/774789.774805"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","unstructured":"Nick Barrow-Williams Christian Fensch and Simon Moore. 2009. A communication characterisation of SPLASH-2 and PARSEC. In IISWC. 10.1109\/IISWC.2009.5306792","DOI":"10.1109\/IISWC.2009.5306792"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2193932"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956579"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080241"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","unstructured":"Simone Campanoni Glenn Holloway Gu-Yeon Wei and David Brooks. 2015. HELIX-UP: Relaxing program semantics to unleash parallelization. In CGO.","DOI":"10.1109\/CGO.2015.7054203"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","unstructured":"Aaron Carpenter Jianyun Hu Ovunc Kocabas Michael Huang and Hui Wu. 2012. Enhancing effective throughput for transmission line-based bus. In ISCA.","DOI":"10.5555\/2337159.2337178"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","unstructured":"Aaron Carpenter Jianyun Hu Jie Xu Michael Huang and Hui Wu. 2011. A case for globally shared-medium on-chip interconnect. In ISCA. 10.1145\/2000064.2000097","DOI":"10.1145\/2000064.2000097"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"M Frank Chang Jason Cong Adam Kaplan Mishali Naik Glenn Reinman Eran Socher and Sai-Wang Tam. 2008. CMP Network-on-Chip Overlaid With Multi-Band RF-Interconnect. In HPCA .","DOI":"10.1109\/HPCA.2008.4658639"},{"key":"e_1_3_2_1_18_1","volume-title":"Proc. IEEE","volume":"66","author":"Clark D.D.","year":"1978","unstructured":"D.D. Clark, K.T. Pogran, and D.P. Reed. 1978. An introduction to local area networks. Proc. IEEE, Vol. 66, 11 (1978)."},{"key":"e_1_3_2_1_19_1","unstructured":"Cray Research Inc. 1993. CRAY T3D System Architecture Overview ."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","unstructured":"Bhavya K Daya Li-shiuan Peh and Anantha P Chandrakasan. 2016. Quest for High-Performance Bufferless NoCs with Single-Cycle Express Paths and Self-Learning Throttling. In DAC . 10.1145\/2897937.2898075","DOI":"10.1145\/2897937.2898075"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2193835"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","unstructured":"Enrico A Deiana Vincent St-Amour Peter A Dinda Nikos Hardavellas and Simone Campanoni. 2018. Unconventional Parallelization of Nondeterministic Applications. In ASPLOS . 10.1145\/3173162.3173181","DOI":"10.1145\/3173162.3173181"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.1998.1441"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062194"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2961027"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","unstructured":"Yaosheng Fu Tri M. Nguyen and David Wentzlaff. 2015. Coherence Domain Restriction on Large Scale Systems. In MICRO. 10.1145\/2830772.2830832","DOI":"10.1145\/2830772.2830832"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","unstructured":"A. Gara M. A. Blumrich D. Chen G. L.-T. Chiu P. Coteus M. E. Giampapa R. A. Haring P. Heidelberger D. Hoenicke G. V. Kopcsay T. A. Liebsch M. Ohmacht B. D. Steinmacher-Burow T. Takken and P. Vranas. 2005. Overview of the Blue Gene\/L System Architecture. In IBM Journal of Research and Development . 10.1147\/rd.492.0195","DOI":"10.1147\/rd.492.0195"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2009.091007"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2017.2773488"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.28"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854332"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","unstructured":"J. Laudon and D. Lenoski. 1997. The SGI Origin: A ccNUMA Highly Scalable Server. In ISCA. 10.1145\/264107.264206","DOI":"10.1145\/264107.264206"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","unstructured":"Ching-Kai Liang and Milos Prvulovic. 2015. MiSAR: Minimalistic Synchronization Accelerator with Resource Overflow Management. In ISCA. 10.1145\/2749469.2750396","DOI":"10.1145\/2749469.2750396"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","unstructured":"Jiayuan Meng Srimat Chakradhar and Anand Raghunathan. 2009. Best-effort parallel execution framework for recognition and mining applications. In IPDPS . 10.1109\/IPDPS.2009.5160991","DOI":"10.1109\/IPDPS.2009.5160991"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2994133.2994137"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2465787.2465790"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","unstructured":"Sasa Misailovic Stelios Sidiroglou and Martin C Rinard. 2012. Dancing with uncertainty. In RACES . 10.1145\/2414729.2414738","DOI":"10.1145\/2414729.2414738"},{"key":"e_1_3_2_1_39_1","volume-title":"Sri Harsha Gade, and Sujay Deb","author":"Mondal Hemanta Kumar","year":"2017","unstructured":"Hemanta Kumar Mondal, Shashwat Kaushik, Sri Harsha Gade, and Sujay Deb. 2017. Energy-Efficient Transceiver for Wireless NoC. In VLSID ."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"crossref","unstructured":"Huu Hai Nguyen and Martin Rinard. 2007. Detecting and Eliminating Memory Leaks Using Cyclic Memory Allocation. In ISMM.","DOI":"10.1145\/1296907.1296912"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","unstructured":"GP Nychis Chris Fallin and Thomas Moscibroda. 2012. On-chip networks from a networking perspective: congestion and scalability in many-core interconnects. In SIGCOMM . 10.1145\/2342356.2342436","DOI":"10.1145\/2342356.2342436"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","unstructured":"Jungju Oh Milos Prvulovic and Alenka Zajic. 2011. TLSync: support for multiple fast barriers using on-chip transmission lines. In ISCA . 10.1145\/2000064.2000078","DOI":"10.1145\/2000064.2000078"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","unstructured":"Jungju Oh Alenka Zajic and Milos Prvulovic. 2013. Traffic Steering Between a Low-latency Unswitched TL Ring and a High-throughput Switched On-chip Interconnect. In PACT .","DOI":"10.5555\/2523721.2523764"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","unstructured":"Lakshminarayanan Renganarayana Vijayalakshmi Srinivasan Ravi Nair and Daniel Prener. 2012. Programming with relaxed synchronization. In Relax . 10.1145\/2414729.2414737","DOI":"10.1145\/2414729.2414737"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","unstructured":"Martin Rinard. 2006. Probabilistic accuracy bounds for fault-tolerant computations that discard tasks. In SC . 10.1145\/1183401.1183447","DOI":"10.1145\/1183401.1183447"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","unstructured":"Martin Rinard. 2013. Parallel Synchronization-Free Approximate Data Structure Construction. In HotPar .","DOI":"10.5555\/3241639.3241645"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","unstructured":"Martin C Rinard. 2007. Using early phase termination to eliminate load imbalances at barrier synchronization points. In OOPSLA. 10.1145\/1297027.1297055","DOI":"10.1145\/1297027.1297055"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541948"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2645738"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","unstructured":"S. Scott. 1996. Synchronization and Communication in the T3E Multiprocessor. In ASPLOS. 10.1145\/237090.237144","DOI":"10.1145\/237090.237144"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","unstructured":"Stelios Sidiroglou-Douskos Sasa Misailovic Henry Hoffmann and Martin Rinard. 2011. Managing performance vs. accuracy trade-offs with loop perforation. In FSE. 10.1145\/2025113.2025133","DOI":"10.1145\/2025113.2025133"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2007.4290322"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","unstructured":"Per Stenstrom Mats Brorsson and Lars Sandberg. 1993. An Adaptive Cache Coherence Protocol Optimized for Migratory Sharing. In ISCA. 10.1145\/165123.165147","DOI":"10.1145\/165123.165147"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.31"},{"key":"e_1_3_2_1_56_1","volume-title":"Stojanovi\u0107","author":"Sun Chen","year":"2015","unstructured":"Chen Sun, Mark T. Wade, Yunsup Lee, Jason S. Orcutt, Luca Alloatti, Michael S. Georgas, Andrew S. Waterman, Jeffrey M. Shainline, Rimas R. Avizienis, Sen Lin, Benjamin R. Moss, Rajesh Kumar, Fabio Pavanello, Amir H. Atabaki, Henry M. Cook, Albert J. Ou, Jonathan C. Leu, Yu-Hsin Chen, Krste Asanovi\u0107, Rajeev J. Ram, Milovs A. Popovi\u0107, and Vladimir M. Stojanovi\u0107. 2015. Single-chip microprocessor that communicates directly using light. Nature, Vol. 528, 7583 (2015)."},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/2347655.2347660"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","unstructured":"Rafael Ubal Perhaad Mistry Dana Schaa Huntington Ave and David Kaeli. 2012. Multi2Sim: A Simulation Framework for CPU-GPU Computing. In PACT . 10.1145\/2370816.2370865","DOI":"10.1145\/2370816.2370865"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993555"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.35"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/225830.223990"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642204"},{"key":"e_1_3_2_1_63_1","volume-title":"Partha Pratim Pande, and Shahriar Mirabbasi","author":"Yu Xinmin","year":"2014","unstructured":"Xinmin Yu, Joe Baylon, Paul Wettin, Deukhyoun Heo, Partha Pratim Pande, and Shahriar Mirabbasi. 2014. Architecture and Design of Multi-Channel Millimeter-Wave Wireless Network-on-Chip. IEEE Design & Test, Vol. 31, 6 (2014)."},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2386751"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2014.2347919"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","unstructured":"Weirong Zhu Vugranam C Sreedhar Ziang Hu and Guang R Gao. 2007. Synchronization State Buffer: Supporting Efficient Fine-grain Synchronization on Many-core Architectures. In ISCA. 10.1145\/1250662.1250668","DOI":"10.1145\/1250662.1250668"}],"event":{"name":"ASPLOS '19: Architectural Support for Programming Languages and Operating Systems","location":"Providence RI USA","acronym":"ASPLOS '19","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3297858.3304033","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3297858.3304033","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3297858.3304033","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:14Z","timestamp":1750204394000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3297858.3304033"}},"subtitle":["A Wireless Manycore for Communication-Intensive and Approximate Data"],"short-title":[],"issued":{"date-parts":[[2019,4,4]]},"references-count":65,"alternative-id":["10.1145\/3297858.3304033","10.1145\/3297858"],"URL":"https:\/\/doi.org\/10.1145\/3297858.3304033","relation":{},"subject":[],"published":{"date-parts":[[2019,4,4]]},"assertion":[{"value":"2019-04-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}