{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:31:49Z","timestamp":1759332709542,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":42,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,4,4]],"date-time":"2019-04-04T00:00:00Z","timestamp":1554336000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["763699, 1740352, 1730309,1717779, 156393"],"award-info":[{"award-number":["763699, 1740352, 1730309,1717779, 156393"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,4,4]]},"DOI":"10.1145\/3297858.3304036","type":"proceedings-article","created":{"date-parts":[[2019,4,4]],"date-time":"2019-04-04T18:38:43Z","timestamp":1554403123000},"page":"215-228","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":22,"title":["Boosted Race Trees for Low Energy Classification"],"prefix":"10.1145","author":[{"given":"Georgios","family":"Tzimpragos","sequence":"first","affiliation":[{"name":"University of California, Santa Barbara, Santa Barbara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Advait","family":"Madhavan","sequence":"additional","affiliation":[{"name":"National Institute of Standards and Technology & University of Maryland, Gaithersburg & College Park, MD, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dilip","family":"Vasudevan","sequence":"additional","affiliation":[{"name":"Lawrence Berkeley National Labs, Berkeley, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dmitri","family":"Strukov","sequence":"additional","affiliation":[{"name":"University of California Santa Barbara, Santa Barbara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Timothy","family":"Sherwood","sequence":"additional","affiliation":[{"name":"University of California, Santa Barbara, Santa Barbara, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,4,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"M. Bavandpour M. R. Mahmoodi and D. B. Strukov. 2019. Energy-Efficient Time-Domain Vector-by-Matrix Multiplier for Neurocomputing and Beyond. IEEE Transactions on Circuits and Systems II: Express Briefs (2019) 1--1.","DOI":"10.1109\/TCSII.2019.2891688"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816362"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/1811100.1811101"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1018054314350"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1010933404324"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.887979"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"S. Chen Y. Wang X. Lin Q. Xie and M. Pedram. 2014. Performance prediction for multiple-threshold 7nm-FinFET-based circuits operating in multiple voltage regimes using a cross-layer simulation framework. In 2014 SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S). 1--2.","DOI":"10.1109\/S3S.2014.7028218"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2939672.2939785"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2275161"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056860"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00023"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.829927"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","unstructured":"Steve K Esser Rathinakumar Appuswamy Paul Merolla John V Arthur and Dharmendra S Modha. 2015. Backpropagation for energy-efficient neuromorphic computing. In Advances in Neural Information Processing Systems. 1117--1125.","DOI":"10.5555\/2969239.2969364"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1006\/jcss.1997.1504"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1214\/aos\/1013203451"},{"key":"e_1_3_2_1_16_1","volume-title":"Hinton","author":"Frosst Nicholas","year":"2017","unstructured":"Nicholas Frosst and Geoffrey E. Hinton. 2017. Distilling a Neural Network Into a Soft Decision Tree. CoRR, Vol. abs\/1711.09784 (2017). arxiv: 1711.09784 http:\/\/arxiv.org\/abs\/1711.09784"},{"key":"e_1_3_2_1_17_1","unstructured":"David Gunning. 2017. Explainable Artificial Intelligence."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2007.900937"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2015.7231323"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273495"},{"key":"e_1_3_2_1_21_1","volume-title":"A 128\u00d7128 120dB 15\u03bcs Latency Asynchronous Temporal Contrast Vision Sensor","author":"Lichtsteiner Patrick","year":"2008","unstructured":"Patrick Lichtsteiner, Christoph Posch, and Tobi Delbruck. 2008. A 128\u00d7128 120dB 15\u03bcs Latency Asynchronous Temporal Contrast Vision Sensor. IEEE journal of solid-state circuits, Vol. 43, 2 (2008), 566--576."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665747"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898019"},{"key":"e_1_3_2_1_24_1","volume-title":"Custom Integrated Circuits Conference (CICC)","author":"Madhavan Advait","year":"2017","unstructured":"Advait Madhavan, Timothy Sherwood, and Dmitri Strukov. 2017. A 4-mm 2 180-nm-CMOS 15-Giga-cell-updates-per-second DNA sequence alignment engine based on asynchronous race conditions. In Custom Integrated Circuits Conference (CICC), 2017 IEEE. IEEE, 1--4."},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"M. H. Najafi D. J. Lilja M. D. Riedel and K. Bazargan. 2018. Low-Cost Sorting Network Circuits Using Unary Processing. IEEE Transactions on Very Large Scale Integration (VLSI) Systems (2018) 1--10.","DOI":"10.1109\/TVLSI.2018.2822300"},{"key":"e_1_3_2_1_26_1","unstructured":"Shahrzad Naraghi. 2009. Time-Based Analog To Digital Converters."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2227607"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/1953048.2078195"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/BIOCAS.2010.5709619"},{"key":"e_1_3_2_1_30_1","volume-title":"Circuits and Systems, 2004. ISCAS'04. Proceedings of the 2004 International Symposium on","volume":"4","author":"Qi Xin","year":"2004","unstructured":"Xin Qi, Xiaochuan Guo, and John G Harris. 2004. A time-to-first spike CMOS imager. In Circuits and Systems, 2004. ISCAS'04. Proceedings of the 2004 International Symposium on, Vol. 4. IEEE, IV--824."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.32"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1162\/neco.2008.03-07-486"},{"volume-title":"2012 IEEE International Solid-State Circuits Conference. 478--480","author":"Satpathy S.","key":"e_1_3_2_1_33_1","unstructured":"S. Satpathy, K. Sewell, T. Manville, Y. Chen, R. Dreslinski, D. Sylvester, T. Mudge, and D. Blaauw. 2012. A 4.5Tb\/s 3.4Tb\/s\/W 64x64 switch fabric with self-updating least-recently-granted priority and quality-of-service arbitration in 45nm CMOS. In 2012 IEEE International Solid-State Circuits Conference. 478--480."},{"key":"e_1_3_2_1_34_1","volume-title":"Plank","author":"Schuman Catherine D.","year":"2017","unstructured":"Catherine D. Schuman, Thomas E. Potok, Robert M. Patton, J. Douglas Birdwell, Mark E. Dean, Garrett S. Rose, and James S. Plank. 2017. A Survey of Neuromorphic Computing and Neural Networks in Hardware. CoRR, Vol. abs\/1705.06963 (2017). arxiv: 1705.06963 http:\/\/arxiv.org\/abs\/1705.06963"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2230553"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.5555\/1964238.1964240"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.5555\/3122937"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00033"},{"key":"e_1_3_2_1_39_1","volume-title":"Emer","author":"Sze Vivienne","year":"2017","unstructured":"Vivienne Sze, Yu-Hsin Chen, Tien-Ju Yang, and Joel S. Emer. 2017. Efficient Processing of Deep Neural Networks: A Tutorial and Survey. CoRR, Vol. abs\/1703.09039 (2017). arxiv: 1703.09039 http:\/\/arxiv.org\/abs\/1703.09039"},{"volume-title":"High Performance Computing,, Julian M","author":"Vasudevan Dilip","key":"e_1_3_2_1_40_1","unstructured":"Dilip Vasudevan, Anastasiia Butko, George Michelogiannakis, David Donofrio, and John Shalf. 2017. Towards an Integrated Strategy to Preserve Digital Computing Performance Scaling Using Emerging Technologies. In High Performance Computing,, Julian M. Kunkel, Rio Yokota, Michela Taufer, and John Shalf (Eds.). Springer International Publishing, Cham, 115--123."},{"key":"e_1_3_2_1_41_1","volume-title":"Solid-State Circuits Conference (ISSCC)","author":"Whatmough Paul N","year":"2017","unstructured":"Paul N Whatmough, Sae Kyu Lee, Hyunkwang Lee, Saketh Rama, David Brooks, and Gu-Yeon Wei. 2017. A 28nm SoC with a 1.2 GHz 568nJ\/prediction sparse deep-neural-network engine with > 0.1 timing error rate tolerance for IoT applications. In Solid-State Circuits Conference (ISSCC), 2017 IEEE International. IEEE, 242--243."},{"key":"e_1_3_2_1_42_1","volume-title":"Linz","volume":"10","author":"Wolf Clifford","year":"2013","unstructured":"Clifford Wolf and Johann Glaser. 2013. Yosys--A Free Verilog Synthesis Suite. In Submitted to: Proceedings of the 21st Austrian Workshop on Microelectronics (Austrochip), Linz, Austria, Vol. 10."}],"event":{"name":"ASPLOS '19: Architectural Support for Programming Languages and Operating Systems","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Providence RI USA","acronym":"ASPLOS '19"},"container-title":["Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3297858.3304036","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3297858.3304036","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3297858.3304036","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:14Z","timestamp":1750204394000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3297858.3304036"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4,4]]},"references-count":42,"alternative-id":["10.1145\/3297858.3304036","10.1145\/3297858"],"URL":"https:\/\/doi.org\/10.1145\/3297858.3304036","relation":{},"subject":[],"published":{"date-parts":[[2019,4,4]]},"assertion":[{"value":"2019-04-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}