{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:10:05Z","timestamp":1750205405325,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":45,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,4,4]],"date-time":"2019-04-04T00:00:00Z","timestamp":1554336000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100002418","name":"Intel Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1718834"],"award-info":[{"award-number":["CNS-1718834"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,4,4]]},"DOI":"10.1145\/3297858.3304045","type":"proceedings-article","created":{"date-parts":[[2019,4,4]],"date-time":"2019-04-04T18:38:43Z","timestamp":1554403123000},"page":"659-671","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["\u03c1"],"prefix":"10.1145","author":[{"given":"Chandrasekhar","family":"Nagarajan","sequence":"first","affiliation":[{"name":"University of Utah, Salt Lake City, UT, USA"}]},{"given":"Ali","family":"Shafiee","sequence":"additional","affiliation":[{"name":"University of Utah, Salt Lake City, UT, USA"}]},{"given":"Rajeev","family":"Balasubramonian","sequence":"additional","affiliation":[{"name":"University of Utah, Salt Lake City, UT, USA"}]},{"given":"Mohit","family":"Tiwari","sequence":"additional","affiliation":[{"name":"University of Texas at Austin, Austin, TX, USA"}]}],"member":"320","published-online":{"date-parts":[[2019,4,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080232"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080230"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2799647"},{"key":"e_1_3_2_1_4_1","unstructured":"N. Chatterjee R. Balasubramonian M. Shevgoor S. Pugsley A. Udipi A. Shafiee K. Sudan M. Awasthi and Z. Chishti. 2012. USIMM: the Utah SImulated Memory Module. Technical Report. University of Utah. UUCS-12-002."},{"key":"e_1_3_2_1_5_1","unstructured":"Claire Cain Miller. {n. d.}. Revelations of N.S.A. Spying Cost U.S. TechCompanies. https:\/\/tinyurl.com\/y9syuvwg."},{"key":"e_1_3_2_1_6_1","unstructured":"Wind Company. 2007. Wind River Simics Full System Simulator. http:\/\/www.windriver.com\/products\/simics\/"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694353"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"C. Fletcher L. Ren X. Yu M. van Dijk O. Khan and S. Devadas. 2014. Suppressing the Oblivious RAM Timing Channel While Making Information Leakage and Program Efficiency Trade-Offs. In HPCA.","DOI":"10.1109\/HPCA.2014.6835932"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-39077-7_1"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/28395.28416"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","unstructured":"O. Goldreich and R. Ostrovsky. 1996. Software Protection and Simulation on Oblivious RAMs. J. ACM (1996). 10.1145\/233551.233553","DOI":"10.1145\/233551.233553"},{"volume-title":"Proceedings of EUROCRYPT.","author":"Goyal V.","key":"e_1_3_2_1_12_1","unstructured":"V. Goyal and A. Jain. 2013. On Concurrently Secure Computation in the Multiple Ideal Query Model. In Proceedings of EUROCRYPT."},{"key":"e_1_3_2_1_13_1","volume-title":"Proceedings of IACR.","author":"Gueron S.","year":"2016","unstructured":"S. Gueron. 2016. A Memory Encryption Engine Suitable for General Purpose Processors. In Proceedings of IACR."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124546"},{"key":"e_1_3_2_1_15_1","unstructured":"Hi Tech Global. 2018. Hybrid Memory Cube Module. http:\/\/www.hitechglobal.com\/Accessories\/HybridMemoryCube-HMC.htm."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0395"},{"key":"e_1_3_2_1_17_1","unstructured":"Micron Technology Inc. 2006. DDR3 SDRAM Part MT41J256M8."},{"volume-title":"Proceedings of NDSS.","author":"Islam M.","key":"e_1_3_2_1_18_1","unstructured":"M. Islam, M. Kuzu, and M. Kantarcioglu. 2012. Access Pattern Disclosure on Searchable Encryption: Ramification, Attack, and Mitigation. In Proceedings of NDSS."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","unstructured":"B. Jacob S. W. Ng and D. T. Wang. 2008. Memory Systems - Cache DRAM Disk. Elsevier.","DOI":"10.5555\/1543376"},{"volume-title":"Symposium on VLSI Technology.","author":"Jeddeloh J.","key":"e_1_3_2_1_20_1","unstructured":"J. Jeddeloh and B. Keeth. 2012. Hybrid Memory Cube -- New DRAM Architecture Increases Density and Performance. In Symposium on VLSI Technology."},{"key":"e_1_3_2_1_21_1","unstructured":"Jordan Robertson and Michael Riley. {n. d.}. The Big Hack: How China Used a Tiny Chip to Infiltrate U.S. Companies. https:\/\/tinyurl.com\/ycywjdmo."},{"key":"e_1_3_2_1_22_1","volume-title":"Spectre Attacks: Exploiting Speculative Execution. https:\/\/spectreattack.com\/spectre.pdf.","author":"Kocher P.","year":"2018","unstructured":"P. Kocher, D. Genkin, D. Gruss, W. Haas, M. Hamburg, M. Lipp, S. Mangard, T. Prescher, M. Schwarz, and Y. Yarom. 2018. Spectre Attacks: Exploiting Speculative Execution. https:\/\/spectreattack.com\/spectre.pdf."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195684"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","unstructured":"S. Li K. Chen M. Y. Hsieh N. Muralimanohar C. D. Kersey D. Chad J. B. Brockman A. F. Rodrigues and N. P. Jouppi. 2011. System Implications of Memory Reliability in Exascale Computing. In SC. 10.1145\/2063384.2063445","DOI":"10.1145\/2063384.2063445"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694385"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516692"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"crossref","unstructured":"J. T. Pawlowski. 2011. Hybrid memory cube (HMC). In Hotchips.","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"e_1_3_2_1_28_1","unstructured":"Ling Ren Christopher W Fletcher Albert Kwon Emil Stefanov Elaine Shi Marten van Dijk and Srinivas Devadas. 2014. Ring ORAM: Closing the Gap Between Small and Large Client Storage Oblivious RAM. IACR Cryptology ePrint Archive(2014)."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485971"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1653662.1653687"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339668"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.44"},{"volume-title":"Proceedings of HPCA.","author":"Shafiee A.","key":"e_1_3_2_1_33_1","unstructured":"A. Shafiee, R. Balasubramonian, M. Tiwari, and F. Li. 2018. SecureDIMM: Moving ORAM Primitives Closer to Memory. In Proceedings of HPCA."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-25385-0_11"},{"volume-title":"2nd Generation Intel Xeon Phi Processor. https:\/\/www.alcf.anl.gov\/files\/HC27.25.710-Knights-Landing-Sodani-Intel.pdf","author":"Sodani A.","key":"e_1_3_2_1_35_1","unstructured":"A. Sodani. 2016. Knights Landing (KNL): 2nd Generation Intel Xeon Phi Processor. https:\/\/www.alcf.anl.gov\/files\/HC27.25.710-Knights-Landing-Sodani-Intel.pdf."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2013.25"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516660"},{"volume-title":"Proceedings of AACBB Workshop, in conjunction with HPCA-24","author":"Taassori M.","key":"e_1_3_2_1_38_1","unstructured":"M. Taassori, A. Nag, K. Hodgson, A. Shafiee, and R. Balasubramonian. 2018. Memory: The Dominant Bottleneck in Genomic Workloads. In Proceedings of AACBB Workshop, in conjunction with HPCA-24."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3177155"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00043"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"crossref","unstructured":"Yao Wang Andrew Ferraiuolo and G. Edward Suh. 2014. Timing Channel Protection for a Shared Memory Controller. In HPCA.","DOI":"10.1109\/HPCA.2014.6835934"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","unstructured":"A.C. Yao. 1986. How to Generate and Exchange Secrets. In FOCS. 10.1109\/SFCS.1986.25","DOI":"10.1109\/SFCS.1986.25"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750413"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830787"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024403"}],"event":{"name":"ASPLOS '19: Architectural Support for Programming Languages and Operating Systems","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Providence RI USA","acronym":"ASPLOS '19"},"container-title":["Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3297858.3304045","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3297858.3304045","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3297858.3304045","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:14Z","timestamp":1750204394000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3297858.3304045"}},"subtitle":["Relaxed Hierarchical ORAM"],"short-title":[],"issued":{"date-parts":[[2019,4,4]]},"references-count":45,"alternative-id":["10.1145\/3297858.3304045","10.1145\/3297858"],"URL":"https:\/\/doi.org\/10.1145\/3297858.3304045","relation":{},"subject":[],"published":{"date-parts":[[2019,4,4]]},"assertion":[{"value":"2019-04-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}