{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,25]],"date-time":"2026-04-25T17:31:00Z","timestamp":1777138260532,"version":"3.51.4"},"publisher-location":"New York, NY, USA","reference-count":43,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,4,4]],"date-time":"2019-04-04T00:00:00Z","timestamp":1554336000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by-nc-nd\/4.0\/"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,4,4]]},"DOI":"10.1145\/3297858.3304053","type":"proceedings-article","created":{"date-parts":[[2019,4,4]],"date-time":"2019-04-04T18:38:43Z","timestamp":1554403123000},"page":"317-330","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":106,"title":["Software-Defined Far Memory in Warehouse-Scale Computers"],"prefix":"10.1145","author":[{"given":"Andres","family":"Lagar-Cavilla","sequence":"first","affiliation":[{"name":"Google, Mountain View, CA, USA"}]},{"given":"Junwhan","family":"Ahn","sequence":"additional","affiliation":[{"name":"Google, Mountain View, CA, USA"}]},{"given":"Suleiman","family":"Souhlal","sequence":"additional","affiliation":[{"name":"Google, Mountain View, CA, USA"}]},{"given":"Neha","family":"Agarwal","sequence":"additional","affiliation":[{"name":"Google, Mountain View, CA, USA"}]},{"given":"Radoslaw","family":"Burny","sequence":"additional","affiliation":[{"name":"Google, Mountain View, CA, USA"}]},{"given":"Shakeel","family":"Butt","sequence":"additional","affiliation":[{"name":"Google, Mountain View, CA, USA"}]},{"given":"Jichuan","family":"Chang","sequence":"additional","affiliation":[{"name":"Google, Mountain View, CA, USA"}]},{"given":"Ashwin","family":"Chaugule","sequence":"additional","affiliation":[{"name":"Google, Mountain View, CA, USA"}]},{"given":"Nan","family":"Deng","sequence":"additional","affiliation":[{"name":"Google, Mountain View, CA, USA"}]},{"given":"Junaid","family":"Shahid","sequence":"additional","affiliation":[{"name":"Google, Mountain View, CA, USA"}]},{"given":"Greg","family":"Thelen","sequence":"additional","affiliation":[{"name":"Google, Mountain View, CA, USA"}]},{"given":"Kamil Adam","family":"Yurtsever","sequence":"additional","affiliation":[{"name":"Google, Mountain View, CA, USA"}]},{"given":"Yu","family":"Zhao","sequence":"additional","affiliation":[{"name":"Google, Mountain View, CA, USA"}]},{"given":"Parthasarathy","family":"Ranganathan","sequence":"additional","affiliation":[{"name":"Google, Mountain View, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2019,4,4]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"AMD64 Architecture Programmer's Manual Volume 2: System Programming. https:\/\/support.amd.com\/TechDocs\/24593.pdf Retrieved","author":"Advanced Micro Devices Inc. 2018.","year":"2018","unstructured":"Advanced Micro Devices Inc. 2018. AMD64 Architecture Programmer's Manual Volume 2: System Programming. https:\/\/support.amd.com\/TechDocs\/24593.pdf Retrieved July 30, 2018 from"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037706"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3127479.3131612"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/3306658"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/3006357"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1806596.1806638"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/1267308.1267323"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/1251254.1251264"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2592798.2592814"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2901318.2901344"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3190508.3190524"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1054943.1054944"},{"key":"e_1_3_2_1_13_1","volume-title":"https:\/\/tidbits.com\/1996\/10\/28\/ram-doubler-2\/ Retrieved","author":"Engst Adam","year":"2018","unstructured":"Adam Engst. 1996. RAM Doubler 2. https:\/\/tidbits.com\/1996\/10\/28\/ram-doubler-2\/ Retrieved October 17, 2018 from"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3097983.3098043"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/3154630.3154683"},{"key":"e_1_3_2_1_16_1","unstructured":"Intel Corporation. 2016. Intel\u00ae 64 and IA-32 Architectures Software Developer's Manual. https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/64-ia-32-architectures-software-developer-manual-325462.html Retrieved July 30 2018 from"},{"key":"e_1_3_2_1_17_1","volume-title":"Reimagining the Data Center Memory and Storage Hierarchy. https:\/\/newsroom.intel.com\/editor","author":"Intel Corporation","year":"2018","unstructured":"Intel Corporation. 2018. Intel Newsroom. Reimagining the Data Center Memory and Storage Hierarchy. https:\/\/newsroom.intel.com\/editorials\/re-architecting-data-center-memory-storage-hierarchy\/ Retrieved July 30, 2018 from"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","unstructured":"Hugo Larochelle Jasper Snoek and Ryan P Adams. 2012. Practical Bayesian optimization of machine learning algorithms. In Advances in Neural Information Processing Systems .","DOI":"10.5555\/2999325.2999464"},{"key":"e_1_3_2_1_19_1","volume-title":"Proceedings of the Memory Forum .","author":"Jin Youngbin","year":"2014","unstructured":"Youngbin Jin, Shihab Mustafa, and Myoungsoo Jung. 2014. Area, power, and latency considerations of STT-MRAM to substitute for main memory. In Proceedings of the Memory Forum ."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2464996.2465005"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750392"},{"key":"e_1_3_2_1_22_1","unstructured":"Uksong Kang Hak-Soo Yu Churoo Park Hongzhong Zheng John Halbert Kuljit Bains S. Jang and Joo Sun Choi. 2014. Co-architecting controllers and DRAM to enhance DRAM process scaling. Presented at the Memory Forum."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838026"},{"key":"e_1_3_2_1_25_1","volume-title":"Idle page tracking \/ working set estimation. https:\/\/lwn.net\/Articles\/460762\/ Retrieved","author":"Lespinasse Michel","year":"2018","unstructured":"Michel Lespinasse. 2011. Idle page tracking \/ working set estimation. https:\/\/lwn.net\/Articles\/460762\/ Retrieved July 31, 2018 from"},{"key":"e_1_3_2_1_26_1","volume-title":"Proceedings of the International Conference on Cluster Computing .","author":"Liang Shuang","unstructured":"Shuang Liang, Ranjit Noronha, and Dhabaleswar K. Panda. 2005. Swapping to remote memory over InfiniBand: An approach using a high performance network block device. In Proceedings of the International Conference on Cluster Computing ."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555789"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168955"},{"key":"e_1_3_2_1_29_1","volume-title":"Intel's Optane DC Persistent Memory DIMMs Push Latency Closer to DRAM. https:\/\/www.pcper.com\/news\/Storage\/Intels-Optane-DC-Persistent-Memory-DIMMs-Push-Latency-Closer-DRAM Retrieved","author":"Malventano Allyn","year":"2018","unstructured":"Allyn Malventano. 2018. Intel's Optane DC Persistent Memory DIMMs Push Latency Closer to DRAM. https:\/\/www.pcper.com\/news\/Storage\/Intels-Optane-DC-Persistent-Memory-DIMMs-Push-Latency-Closer-DRAM Retrieved December 15, 2018 from"},{"key":"e_1_3_2_1_30_1","volume-title":"Understanding Compressed Memory on the Mac. https:\/\/www.lifewire.com\/understanding-compressed-memory-os-x-2260327 Retrieved","author":"Nelson Tom","year":"2018","unstructured":"Tom Nelson. 2018. Understanding Compressed Memory on the Mac. https:\/\/www.lifewire.com\/understanding-compressed-memory-os-x-2260327 Retrieved October 17, 2018 from"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_3_2_1_32_1","volume-title":"More Moore: Thinking outside the (server) box. Keynote at the International Symposium on Computer Architecture.","author":"Ranganathan Parthasarathy","year":"2017","unstructured":"Parthasarathy Ranganathan. 2017. More Moore: Thinking outside the (server) box. Keynote at the International Symposium on Computer Architecture."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2391229.2391236"},{"key":"e_1_3_2_1_34_1","unstructured":"Arthur Sainio. 2016. NVDIMM -- Changes are here so what's next? Presented at the In-Memory Computing Summit."},{"key":"e_1_3_2_1_35_1","volume-title":"Ultra-Low Latency with Samsung Z-NAND SSD. https:\/\/www.samsung.com\/us\/labs\/pdfs\/collateral\/Samsung_Z-NAND_Technology_Brief_v5.pdf Retrieved","author":"Electronics Samsung","year":"2018","unstructured":"Samsung Electronics. 2017. Ultra-Low Latency with Samsung Z-NAND SSD. https:\/\/www.samsung.com\/us\/labs\/pdfs\/collateral\/Samsung_Z-NAND_Technology_Brief_v5.pdf Retrieved July 31, 2018 from"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.5555\/3104322.3104451"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2741948.2741964"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950379"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.5555\/1060289.1060307"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.5555\/1268708.1268716"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00036"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/2465351.2465388"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/1024393.1024415"}],"event":{"name":"ASPLOS '19: Architectural Support for Programming Languages and Operating Systems","location":"Providence RI USA","acronym":"ASPLOS '19","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3297858.3304053","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3297858.3304053","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:15Z","timestamp":1750204395000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3297858.3304053"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4,4]]},"references-count":43,"alternative-id":["10.1145\/3297858.3304053","10.1145\/3297858"],"URL":"https:\/\/doi.org\/10.1145\/3297858.3304053","relation":{},"subject":[],"published":{"date-parts":[[2019,4,4]]},"assertion":[{"value":"2019-04-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}