{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T14:38:33Z","timestamp":1774449513978,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,4,4]],"date-time":"2019-04-04T00:00:00Z","timestamp":1554336000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,4,4]]},"DOI":"10.1145\/3297858.3304062","type":"proceedings-article","created":{"date-parts":[[2019,4,4]],"date-time":"2019-04-04T18:38:43Z","timestamp":1554403123000},"page":"673-686","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":63,"title":["uops.info"],"prefix":"10.1145","author":[{"given":"Andreas","family":"Abel","sequence":"first","affiliation":[{"name":"Saarland University, Saarbr\u00fccken, Germany"}]},{"given":"Jan","family":"Reineke","sequence":"additional","affiliation":[{"name":"Saarland University, Saarbr\u00fccken, Germany"}]}],"member":"320","published-online":{"date-parts":[[2019,4,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2013.6531080"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2014.6844475"},{"key":"e_1_3_2_1_3_1","volume-title":"Jouppi","author":"Ahn Jung Ho","year":"2013","unstructured":"Jung Ho Ahn, Sheng Li, Seongil O, and Norman P. Jouppi. 2013. McSimA"},{"key":"e_1_3_2_1_4_1","unstructured":": A manycore simulator with application-level"},{"key":"e_1_3_2_1_5_1","volume-title":"2013 IEEE International Symposium on Performance Analysis of Systems & Software","unstructured":"simulation and detailed microarchitecture modeling. In 2013 IEEE International Symposium on Performance Analysis of Systems & Software, Austin, TX, USA . 74--85."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-93799-9_5"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.27"},{"key":"e_1_3_2_1_8_1","unstructured":"Andrea Di Biagio. 2018. llvm-mca: a static performance analysis tool. http:\/\/lists.llvm.org\/pipermail\/llvm-dev\/2018-March\/121490.html"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_10_1","volume-title":"21st International Conference on High Performance Computing (HiPC). 1--10","author":"Charif-Rubial A. S.","unstructured":"A. S. Charif-Rubial, E. Oseret, J. Noudohouenou, W. Jalby, and G. Lartigue. 2014. CQA: A code quality analyzer tool at binary level. In 21st International Conference on High Performance Computing (HiPC). 1--10."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"C.L. Coleman and J.W. Davidson. 2001. Automatic memory hierarchy characterization. In ISPASS. 103--110.","DOI":"10.1109\/ISPASS.2001.990684"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"crossref","unstructured":"Jack J. Dongarra Shirley Moore Philip Mucci Keith Seymour and Haihang You. 2004. Accurate Cache and TLB Characterization Using Hardware Counters. In ICCS . 432--439.","DOI":"10.1007\/978-3-540-24688-6_57"},{"key":"e_1_3_2_1_13_1","unstructured":"FinalWire Ltd. {n. d.}. AIDA64 . https:\/\/www.aida64.com\/"},{"key":"e_1_3_2_1_14_1","volume-title":"AMD and VIA CPUs","author":"Fog Agner","unstructured":"Agner Fog. 2017. Instruction tables: Lists of instruction latencies, throughputs and micro-operation breakdowns for Intel, AMD and VIA CPUs. Technical University of Denmark. http:\/\/www.agner.org\/optimize\/instruction_tables.pdf"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/1854273.1854282"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2063384.2063455"},{"key":"e_1_3_2_1_17_1","unstructured":"Google. {n. d.}. EXEgesis . https:\/\/github.com\/google\/EXEgesis"},{"key":"e_1_3_2_1_18_1","unstructured":"Torbj\u00f6rn Granlund. 2017. Instruction latencies and throughput for AMD and Intel x86 Processors. https:\/\/gmplib.org\/ tege\/x86-timing.pdf"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2832087.2832092"},{"key":"e_1_3_2_1_20_1","volume-title":"21st IEEE Real-Time and Embedded Technology and Applications Symposium","author":"Hassan Mohamed","unstructured":"Mohamed Hassan, Anirudh M. Kaushik, and Hiren D. Patel. 2015. Reverse-engineering embedded memory controllers through latency-based analysis. In 21st IEEE Real-Time and Embedded Technology and Applications Symposium, Seattle, WA, USA. 297--306."},{"key":"e_1_3_2_1_21_1","unstructured":"Intel Corporation. {n. d.} a. Intel Architecture Code Analyzer. https:\/\/software.intel.com\/en-us\/articles\/intel-architecture-code-analyzer"},{"key":"e_1_3_2_1_22_1","unstructured":"Intel Corporation. {n. d.} b. X86 Encoder Decoder (XED) . https:\/\/intelxed.github.io\/"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658642"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/977395.977673"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2009.4919638"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2549523"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.22"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.467697"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485963"},{"key":"e_1_3_2_1_30_1","volume-title":"Proceedings of the Symposium on Performance Evaluation of Computer and Telecommunication Systems . 383--390","author":"Thomborson Clark","year":"2000","unstructured":"Clark Thomborson and Yuanhua Yu. 2000. Measuring Data Cache and TLB Parameters Under Linux. In Proceedings of the Symposium on Performance Evaluation of Computer and Telecommunication Systems . 383--390. http:\/\/citeseerx.ist.psu.edu\/viewdoc\/summary?doi=10.1.1.36.1427"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"crossref","unstructured":"H. Wong M.-M. Papadopoulou M. Sadooghi-Alvandi and A. Moshovos. 2010. Demystifying GPU microarchitecture through microbenchmarking. In ISPASS . 235--246.","DOI":"10.1109\/ISPASS.2010.5452013"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-69330-7_16"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/1064212.1064233"}],"event":{"name":"ASPLOS '19: Architectural Support for Programming Languages and Operating Systems","location":"Providence RI USA","acronym":"ASPLOS '19","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3297858.3304062","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3297858.3304062","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:15Z","timestamp":1750204395000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3297858.3304062"}},"subtitle":["Characterizing Latency, Throughput, and Port Usage of Instructions on Intel Microarchitectures"],"short-title":[],"issued":{"date-parts":[[2019,4,4]]},"references-count":33,"alternative-id":["10.1145\/3297858.3304062","10.1145\/3297858"],"URL":"https:\/\/doi.org\/10.1145\/3297858.3304062","relation":{},"subject":[],"published":{"date-parts":[[2019,4,4]]},"assertion":[{"value":"2019-04-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}