{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,16]],"date-time":"2025-07-16T11:51:39Z","timestamp":1752666699758,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":57,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,4,4]],"date-time":"2019-04-04T00:00:00Z","timestamp":1554336000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CCF-1629450, CCF-1619123, CNS-1619098"],"award-info":[{"award-number":["CCF-1629450, CCF-1619123, CNS-1619098"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["CRISP, one of six centers in JUMP"],"award-info":[{"award-number":["CRISP, one of six centers in JUMP"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,4,4]]},"DOI":"10.1145\/3297858.3304066","type":"proceedings-article","created":{"date-parts":[[2019,4,4]],"date-time":"2019-04-04T18:38:43Z","timestamp":1554403123000},"page":"1073-1086","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":8,"title":["Debugging Support for Pattern-Matching Languages and Accelerators"],"prefix":"10.1145","author":[{"given":"Matthew","family":"Casias","sequence":"first","affiliation":[{"name":"University of Virginia, Charlottesville, VA, USA"}]},{"given":"Kevin","family":"Angstadt","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor, MI, USA"}]},{"given":"Tommy","family":"Tracy II","sequence":"additional","affiliation":[{"name":"University of Virginia, Charlottesville, VA, USA"}]},{"given":"Kevin","family":"Skadron","sequence":"additional","affiliation":[{"name":"University of Virginia, Charlottesville, VA, USA"}]},{"given":"Westley","family":"Weimer","sequence":"additional","affiliation":[{"name":"University of Michigan, Ann Arbor , MI, USA"}]}],"member":"320","published-online":{"date-parts":[[2019,4,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.77"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2780105"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","unstructured":"Kevin Angstadt Westley Weimer and Kevin Skadron. 2016. RAPID Programming of Pattern-Recognition Processors. In Architectural Support for Programming Languages and Operating Systems. 593--605. 10.1145\/2872362.2872393","DOI":"10.1145\/2872362.2872393"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2009.9"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/2388996.2389086"},{"key":"e_1_3_2_1_7_1","volume-title":"Workshop on Computer Architecture for Machine Learning .","author":"Bo Chunkun","year":"2015","unstructured":"Chunkun Bo, Ke Wang, Yanjun Qi, and Kevin Skadron. 2015. String Kernel Testing Acceleration using the Micron Automata Processor. In Workshop on Computer Architecture for Machine Learning ."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0304-3975(97)00296-X"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872409"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2014.8"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSM.2010.5609691"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927498"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/1058426.1058867"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSE.2009.5070561"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","unstructured":"Urs H\u00f6lzle Craig Chambers and David Ungar. 1992. Debugging Optimized Code with Dynamic Deoptimization. In Programming Language Design and Implementation. 32--43. 10.1145\/143095.143114","DOI":"10.1145\/143095.143114"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","unstructured":"Qiming Hou Kun Zhou and Baining Guo. 2009. Debugging GPU Stream Programs Through Automatic Dataflow Recording and Visualization. In SIGGRAPH Asia. Article 153 bibinfonumpages11 pages. 10.1145\/1618452.1618499","DOI":"10.1145\/1618452.1618499"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Intel. 2017. Hyperscan. https:\/\/01.org\/hyperscan. Accessed 2017-04-07.","DOI":"10.9790\/9622-0704060107"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/93542.93555"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.5555\/2486788.2486835"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2008.77"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1368088.1368130"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","unstructured":"T. J. Leblanc and J. M. Mellor-Crummey. 1987. Debugging Parallel Programs with Instant Replay. IEEE Trans. Comput. Vol. C-36 4 (April 1987) 471--482. 10.1109\/TC.1987.1676929","DOI":"10.1109\/TC.1987.1676929"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/1457534"},{"key":"e_1_3_2_1_25_1","volume-title":"Wu chun Feng, and Michela Becchi","author":"Nourian Marziyeh","year":"2017","unstructured":"Marziyeh Nourian, Xiang Wang, Xiaodong Yu, Wu chun Feng, and Michela Becchi. 2017. Demystifying Automata Processing: GPUs, FPGAs, or Micron's AP?"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2001420.2001445"},{"volume-title":"International Symposium on Workload Characterization. 110--119","author":"Reagen B.","key":"e_1_3_2_1_27_1","unstructured":"B. Reagen, R. Adolf, Y. S. Shao, G. Y. Wei, and D. Brooks. 2014. MachSuite: Benchmarks for accelerator design and customized architectures. In International Symposium on Workload Characterization. 110--119."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/1153917.1153998"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.51"},{"volume-title":"Proceedings of the IEEE International Parallel and Distributed Processing Symposium (IPDPS '16)","author":"Roy I.","key":"e_1_3_2_1_31_1","unstructured":"I. Roy, N. Jammula, and S. Aluru. 2016a. Algorithmic Techniques for Solving Graph Problems on the Automata Processor. In Proceedings of the IEEE International Parallel and Distributed Processing Symposium (IPDPS '16). 283--292."},{"volume-title":"Proceedings of the IEEE International Parallel and Distributed Processing Symposium (IPDPS '16)","author":"Roy I.","key":"e_1_3_2_1_32_1","unstructured":"I. Roy, A. Srivastava, M. Nourian, M. Becchi, and S. Aluru. 2016b. High Performance Pattern Matching Using the Automata Processor. In Proceedings of the IEEE International Parallel and Distributed Processing Symposium (IPDPS '16). 1123--1132."},{"volume-title":"International Symposium on Circuits and Systems. 3789--3792","author":"Sarkar S.","key":"e_1_3_2_1_33_1","unstructured":"S. Sarkar, T. Majumder, A. Kalyanaraman, and P. P. Pande. 2010. Hardware accelerators for biocomputing: A survey. In International Symposium on Circuits and Systems. 3789--3792."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1002\/spe.4380020303"},{"volume-title":"Programming Language Pragmatics","author":"Scott M.L.","key":"e_1_3_2_1_35_1","unstructured":"M.L. Scott. 2015. Programming Language Pragmatics .Elsevier Science. https:\/\/books.google.com\/books?id=jM-cBAAAQBAJ"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665689"},{"volume-title":"Introduction to the Theory of Computation","author":"Sipser Michael","key":"e_1_3_2_1_37_1","unstructured":"Michael Sipser. 2006. Introduction to the Theory of Computation. Vol. 2. Thomson Course Technology."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/1644038.1644053"},{"volume-title":"Debugging with GDB","author":"Stallman Richard","key":"e_1_3_2_1_39_1","unstructured":"Richard Stallman, Roland Pesch, and Stan Shebs. 2002. Debugging with GDB. Free Software Foundation."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.5555\/2220077.2220227"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123986"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119930"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-41321-1_11"},{"key":"e_1_3_2_1_44_1","volume-title":"Nondeterministic Finite Automata in Hardware--the Case of the Levenshtein Automaton. Architectures and Systems for Big Data (ASBD), in conjunction with ISCA","author":"Mircea Stan Tommy Tracy II","year":"2015","unstructured":"Tommy Tracy II, Mircea Stan, Nathan Brunelle, Jack Wadden, Ke Wang, Kevin Skadron, and Gabe Robins. 2015. Nondeterministic Finite Automata in Hardware--the Case of the Levenshtein Automaton. Architectures and Systems for Big Data (ASBD), in conjunction with ISCA (2015)."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/248448.248457"},{"volume-title":"Characterizing and Mitigating Output Reporting Bottlenecks in Spatial Automata Processing Architectures. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA)","author":"Wadden Jack","key":"e_1_3_2_1_46_1","unstructured":"Jack Wadden, Kevin Angstadt, and Kevin Skadron. 2018. Characterizing and Mitigating Output Reporting Bottlenecks in Spatial Automata Processing Architectures. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE, 749--761."},{"volume-title":"2016 IEEE 34th International Conference on Computer Design (ICCD). 622--629","author":"Wadden J.","key":"e_1_3_2_1_47_1","unstructured":"J. Wadden, N. Brunelle, K. Wang, M. El-Hadedy, G. Robins, M. Stan, and K. Skadron. 2016a. Generating efficient and high-quality pseudo-random behavior on Automata Processors. In 2016 IEEE 34th International Conference on Computer Design (ICCD). 622--629."},{"volume-title":"International Symposium on Workload Characterization (IISWC '16)","author":"Wadden J.","key":"e_1_3_2_1_48_1","unstructured":"J. Wadden, V. Dang, N. Brunelle, T. Tracy, D. Guo, E. Sadredini, K. Wang, C. Bo, G. Robins, M. Stan, and K. Skadron. 2016b. ANMLzoo: a benchmark suite for exploring bottlenecks in automata processing engines and architectures. In International Symposium on Workload Characterization (IISWC '16). 1--12."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/2903150.2903172"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2015.101"},{"key":"e_1_3_2_1_52_1","volume-title":"Using the Automata Processor for fast pattern recognition in high energy physics experiments - A proof of concept. Nuclear Instruments and Methods in Physics Research","author":"Wang Michael H.L.S.","year":"2016","unstructured":"Michael H.L.S. Wang, Gustavo Cancelo, Christopher Green, Deyuan Guo, Ke Wang, and Ted Zmuda. 2016. Using the Automata Processor for fast pattern recognition in high energy physics experiments - A proof of concept. Nuclear Instruments and Methods in Physics Research (2016)."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/358557.358577"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.5555\/647928.739887"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/1978942.1978963"},{"volume-title":"27th International Conference on Field Programmable Logic and Applications (FPL). 1--8.","author":"Xie T.","key":"e_1_3_2_1_56_1","unstructured":"T. Xie, V. Dang, J. Wadden, K. Skadron, and M. Stan. 2017. REAPR: Reconfigurable engine for automata processing. In 27th International Conference on Field Programmable Logic and Applications (FPL). 1--8."},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/2025113.2025121"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSE.2017.67"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.5555\/1788374.1788388"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/1806799.1806831"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.18130\/V33970"}],"event":{"name":"ASPLOS '19: Architectural Support for Programming Languages and Operating Systems","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Providence RI USA","acronym":"ASPLOS '19"},"container-title":["Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3297858.3304066","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3297858.3304066","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3297858.3304066","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:15Z","timestamp":1750204395000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3297858.3304066"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4,4]]},"references-count":57,"alternative-id":["10.1145\/3297858.3304066","10.1145\/3297858"],"URL":"https:\/\/doi.org\/10.1145\/3297858.3304066","relation":{},"subject":[],"published":{"date-parts":[[2019,4,4]]},"assertion":[{"value":"2019-04-04","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}