{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:30:29Z","timestamp":1750221029977,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":7,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,25]],"date-time":"2019-06-25T00:00:00Z","timestamp":1561420800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"CRC","award":["912"],"award-info":[{"award-number":["912"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,25]]},"DOI":"10.1145\/3299869.3320226","type":"proceedings-article","created":{"date-parts":[[2019,6,18]],"date-time":"2019-06-18T17:41:43Z","timestamp":1560879703000},"page":"1945-1948","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["NeMeSys - A Showcase of Data Oriented Near Memory Graph Processing"],"prefix":"10.1145","author":[{"given":"Alexander","family":"Krause","sequence":"first","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Dresden, Germany"}]},{"given":"Thomas","family":"Kissinger","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Dresden, Germany"}]},{"given":"Dirk","family":"Habich","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Dresden, Germany"}]},{"given":"Wolfgang","family":"Lehner","sequence":"additional","affiliation":[{"name":"Technische Universit\u00e4t Dresden, Dresden, Germany"}]}],"member":"320","published-online":{"date-parts":[[2019,6,25]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"T. Granlund. 2017. Instruction latencies and throughput for AMD and Intel x86 processors . https:\/\/gmplib.org\/textasciitildetege\/x86-timing.pdf.  T. Granlund. 2017. Instruction latencies and throughput for AMD and Intel x86 processors . https:\/\/gmplib.org\/textasciitildetege\/x86-timing.pdf."},{"key":"e_1_3_2_1_2_1","volume-title":"SIAM Rev.","volume":"4","author":"Hull T. E.","year":"1962","unstructured":"T. E. Hull and A. R. Dobell . 1962. Random Number Generators . SIAM Rev. , Vol. 4 ( 1962 ). T. E. Hull and A. R. Dobell. 1962. Random Number Generators . SIAM Rev., Vol. 4 (1962)."},{"key":"e_1_3_2_1_3_1","unstructured":"Intel. 2016. Intel 64 and IA-32 Architectures Software Developer's Guide . http:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/64-ia-32-architectures-software-developer-vol-3b-part-2-manual.pdf . (2016).  Intel. 2016. Intel 64 and IA-32 Architectures Software Developer's Guide . http:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/64-ia-32-architectures-software-developer-vol-3b-part-2-manual.pdf . (2016)."},{"volume-title":"Proceedings of the Fifth International Workshop on Graph Data-management Experiences & Systems, GRADES@SIGMOD\/PODS . 3:1--3:8.","author":"Junghanns M.","key":"e_1_3_2_1_4_1","unstructured":"M. Junghanns , M. Kie\u00dfling , A. Averbuch , A. Petermann , and E. Rahm . 2017. Cypher-based Graph Pattern Matching in Gradoop . In Proceedings of the Fifth International Workshop on Graph Data-management Experiences & Systems, GRADES@SIGMOD\/PODS . 3:1--3:8. M. Junghanns, M. Kie\u00dfling, A. Averbuch, A. Petermann, and E. Rahm. 2017. Cypher-based Graph Pattern Matching in Gradoop . In Proceedings of the Fifth International Workshop on Graph Data-management Experiences & Systems, GRADES@SIGMOD\/PODS . 3:1--3:8."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"crossref","unstructured":"T. Kissinger D. Habich and W. Lehner. 2018. Adaptive Energy-Control for In-Memory Database Systems. In SIGMOD.  T. Kissinger D. Habich and W. Lehner. 2018. Adaptive Energy-Control for In-Memory Database Systems. In SIGMOD.","DOI":"10.1145\/3183713.3183756"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"crossref","unstructured":"A. Krause T. Kissinger D. Habich H. Voigt and W. Lehner. 2017. Partitioning Strategy Selection for In-Memory Graph Pattern Matching on Multiprocessor Systems. In Euro-Par .  A. Krause T. Kissinger D. Habich H. Voigt and W. Lehner. 2017. Partitioning Strategy Selection for In-Memory Graph Pattern Matching on Multiprocessor Systems. In Euro-Par .","DOI":"10.1007\/978-3-319-64203-1_11"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2206869.2206879"}],"event":{"name":"SIGMOD\/PODS '19: International Conference on Management of Data","sponsor":["SIGMOD ACM Special Interest Group on Management of Data"],"location":"Amsterdam Netherlands","acronym":"SIGMOD\/PODS '19"},"container-title":["Proceedings of the 2019 International Conference on Management of Data"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3299869.3320226","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3299869.3320226","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T00:43:22Z","timestamp":1750207402000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3299869.3320226"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,25]]},"references-count":7,"alternative-id":["10.1145\/3299869.3320226","10.1145\/3299869"],"URL":"https:\/\/doi.org\/10.1145\/3299869.3320226","relation":{},"subject":[],"published":{"date-parts":[[2019,6,25]]},"assertion":[{"value":"2019-06-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}