{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:29:04Z","timestamp":1750220944678,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,5,13]],"date-time":"2019-05-13T00:00:00Z","timestamp":1557705600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1527464"],"award-info":[{"award-number":["1527464"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,5,13]]},"DOI":"10.1145\/3299874.3317971","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T12:10:25Z","timestamp":1558008625000},"page":"165-170","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["A Scalable and Process Variation Aware NVM-FPGA Placement Algorithm"],"prefix":"10.1145","author":[{"given":"Chengmo","family":"Yang","sequence":"first","affiliation":[{"name":"University of Delaware, Newark, DE, USA"}]},{"given":"Yuan","family":"Xue","sequence":"additional","affiliation":[{"name":"University of Delaware, Newark, DE, USA"}]}],"member":"320","published-online":{"date-parts":[[2019,5,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847339"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228439"},{"volume-title":"Understanding soft and firm errors in semiconductor devices","year":"2002","key":"e_1_3_2_1_3_1","unstructured":"Actel, Understanding soft and firm errors in semiconductor devices, 2002."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1596543.1596548"},{"key":"e_1_3_2_1_5_1","volume-title":"A study on the programming structures for RRAM-based FPGA architectures,\" TCS I","author":"Tang X.","year":"2016","unstructured":"X. Tang, G. Kim, P.-E. Gaillardon, and G. D. Micheli, \"A study on the programming structures for RRAM-based FPGA architectures,\" TCS I, vol. 63, Apr. 2016."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1840845.1840857"},{"key":"e_1_3_2_1_7_1","unstructured":"http:\/\/www.itrs2.net\/2013-itrs.html ITRS 2013."},{"key":"e_1_3_2_1_8_1","first-page":"1","article-title":"Fine-tuning CLB placement to speed up reconfigurations in NVM-based FPGAs","author":"Xue Y.","year":"2015","unstructured":"Y. Xue, P. Cronin, C. Yang, and J. Hu, \"Fine-tuning CLB placement to speed up reconfigurations in NVM-based FPGAs,\" in FPL, pp. 1--8, 2015.","journal-title":"FPL"},{"key":"e_1_3_2_1_9_1","first-page":"1","volume-title":"Runtime and reconfiguration dual-aware placement for SRAM-NVM hybrid FPGAs,\" in NVMSA","author":"Lou Q.","year":"2017","unstructured":"Q. Lou, M. Zhao, L. Ju, C. J. Xue, J. Hu, and Z. Jia, \"Runtime and reconfiguration dual-aware placement for SRAM-NVM hybrid FPGAs,\" in NVMSA, pp. 1--6, 2017."},{"key":"e_1_3_2_1_10_1","first-page":"1","volume-title":"Evaluation of FPGA design guardband caused by inhomogeneous NBTI degradation considering process variations,\" in FPT","author":"Yabuuchi M.","year":"2010","unstructured":"M. Yabuuchi and K. Kobayashi, \"Evaluation of FPGA design guardband caused by inhomogeneous NBTI degradation considering process variations,\" in FPT, pp. 1--6, 2010."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"L. Shi Y. Di M. Zhao C. J. Xue K. Wu and E. H.-M. Sha \"Exploiting process variation for write performance improvement on NAND flash memory storage systems \" TVLSI vol. 24 Feb. 2015.","DOI":"10.1109\/TVLSI.2015.2393299"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"volume-title":"Actel","year":"2011","key":"e_1_3_2_1_13_1","unstructured":"www.actel.com\/documents\/PA3HB.pdf, Proasic3 flash family FPGAs handbook, Actel, 2011."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2474706"},{"key":"e_1_3_2_1_15_1","first-page":"360","article-title":"Routing path reuse maximization for efficient NV-FPGA reconfiguration","author":"Xue Y.","year":"2016","unstructured":"Y. Xue, P. Cronin, C. Yang, and J. Hu, \"Routing path reuse maximization for efficient NV-FPGA reconfiguration,\" in ASP-DAC, pp. 360--365, 2016.","journal-title":"ASP-DAC"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062198"},{"key":"e_1_3_2_1_17_1","article-title":"Managing process variation in Intel's 45nm CMOS technology","volume":"12","author":"Kuhn K.","year":"2008","unstructured":"K. Kuhn, \"Managing process variation in Intel's 45nm CMOS technology,\" Intel Technology Journal, vol. 12, Jun. 2008.","journal-title":"Intel Technology Journal"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669116"},{"key":"e_1_3_2_1_19_1","first-page":"681","volume-title":"Exploiting process variation for read performance improvement on LDPC based flash memory storage systems,\" in ICCD","author":"Li Q.","year":"2017","unstructured":"Q. Li, L. Shi, Y. Di, Y. Du, C. J. Xue, and E. H. Sha, \"Exploiting process variation for read performance improvement on LDPC based flash memory storage systems,\" in ICCD, pp. 681--684, 2017."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593217"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810364"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2039370.2039410"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.5555\/1396807.1397268"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.12"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1126\/science.220.4598.671"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"crossref","unstructured":"H. Kuhn \"The hungarian method for the assignment problem \" in NRLQ pp. 83--97 Mar. 1955.","DOI":"10.1002\/nav.3800020109"}],"event":{"name":"GLSVLSI '19: Great Lakes Symposium on VLSI 2019","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Tysons Corner VA USA","acronym":"GLSVLSI '19"},"container-title":["Proceedings of the 2019 Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3299874.3317971","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3299874.3317971","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3299874.3317971","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:38Z","timestamp":1750204418000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3299874.3317971"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5,13]]},"references-count":26,"alternative-id":["10.1145\/3299874.3317971","10.1145\/3299874"],"URL":"https:\/\/doi.org\/10.1145\/3299874.3317971","relation":{},"subject":[],"published":{"date-parts":[[2019,5,13]]},"assertion":[{"value":"2019-05-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}