{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T21:25:45Z","timestamp":1768339545735,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":30,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,5,13]],"date-time":"2019-05-13T00:00:00Z","timestamp":1557705600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100007601","name":"Horizon 2020 Framework Programme","doi-asserted-by":"publisher","award":["801137"],"award-info":[{"award-number":["801137"]}],"id":[{"id":"10.13039\/501100007601","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100011199","name":"European Research Council","doi-asserted-by":"publisher","award":["725657"],"award-info":[{"award-number":["725657"]}],"id":[{"id":"10.13039\/100011199","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,5,13]]},"DOI":"10.1145\/3299874.3317979","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T12:10:25Z","timestamp":1558008625000},"page":"207-212","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":15,"title":["BLADE"],"prefix":"10.1145","author":[{"given":"William Andrew","family":"Simon","sequence":"first","affiliation":[{"name":"Swiss Institute of Technology Lausanne, Lausanne, Switzerland"}]},{"given":"Yasir Mahmood","family":"Qureshi","sequence":"additional","affiliation":[{"name":"Swiss Institute of Technology Lausanne, Lausanne, Switzerland"}]},{"given":"Alexandre","family":"Levisse","sequence":"additional","affiliation":[{"name":"Swiss Institute of Technology Lausanne, Lausanne, Switzerland"}]},{"given":"Marina","family":"Zapater","sequence":"additional","affiliation":[{"name":"Swiss Institute of Technology Lausanne, Lausanne, Switzerland"}]},{"given":"David","family":"Atienza","sequence":"additional","affiliation":[{"name":"Swiss Institute of Technology Lausanne, Lausanne, Switzerland"}]}],"member":"320","published-online":{"date-parts":[[2019,5,13]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2018. http:\/\/www.pewinternet.org\/fact-sheet\/mobile\/."},{"key":"e_1_3_2_1_2_1","unstructured":"2018. https:\/\/developer.arm.com\/technologies\/compute-library."},{"key":"e_1_3_2_1_3_1","unstructured":"Shaizeen Aga S. Jeloka et al. 2017. Compute Caches. In HPCA. 481--492."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"Kaya Can Akyel H. P. Charles et al. 2016. DRC2: Dynamically Reconfigurable Computing Circuit based on memory architecture. In ICRC. 1--8.","DOI":"10.1109\/ICRC.2016.7738698"},{"key":"e_1_3_2_1_5_1","unstructured":"ARM. 2009. Introducing NEON."},{"key":"e_1_3_2_1_6_1","unstructured":"ARM. 2014. ARM Cortex-A53 MPCore Processor Cryptography Extension."},{"key":"e_1_3_2_1_7_1","unstructured":"ARM. 2015. ARM Versatile Express Juno r2 Development Platform."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Reda Boumchedda J. Noel et al. 2017. High-Density 4T SRAM Bitcell in 14-nm 3-D CoolCube Technology Exploiting Assist Techniques. VLSI (2017) 2296--2306.","DOI":"10.1109\/TVLSI.2017.2688862"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","unstructured":"Ronan Collobert and J. Weston. 2008. A Unified Architecture for Natural Language Processing: Deep Neural Networks with Multitask Learning. In ICML. 160--167. 10.1145\/1390156.1390177","DOI":"10.1145\/1390156.1390177"},{"key":"e_1_3_2_1_11_1","volume-title":"JSSC","volume":"53","author":"Dong Qing","year":"2018","unstructured":"Qing Dong, S. Jeloka, et al. 2018. A 4+2T SRAM for Searching and In-Memory Computing With 0.3-V VDDmin. JSSC, Vol. 53, 4 (April 2018), 1006--1015."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","unstructured":"Mario Drumond A. Daglis et al. 2017. The Mondrian Data Engine. In ISCA 44. 639--651. 10.1145\/3079856.3080233","DOI":"10.1145\/3079856.3080233"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","DOI":"10.6028\/NIST.FIPS.202","volume-title":"SHA-3 Standard: Permutation-Based Hash and Extendable-Output Functions. FIPS","author":"Dworkin Morris J.","year":"2015","unstructured":"Morris J. Dworkin. 2015. SHA-3 Standard: Permutation-Based Hash and Extendable-Output Functions. FIPS (2015)."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00040"},{"key":"e_1_3_2_1_15_1","first-page":"8","article-title":"QoE-Assured 4K HTTP Live Streaming via Transient Segment Holding at Mobile Edge","volume":"36","author":"Ge Chang","year":"2018","unstructured":"Chang Ge, N. Wang, et al. 2018. QoE-Assured 4K HTTP Live Streaming via Transient Segment Holding at Mobile Edge. J-SAC, Vol. 36, 8 (Aug 2018), 1816--1830.","journal-title":"J-SAC"},{"key":"e_1_3_2_1_16_1","volume-title":"GfK Smart Home study","author":"K.","year":"2018","unstructured":"GfK. 2018. GfK Smart Home study 2018."},{"key":"e_1_3_2_1_17_1","unstructured":"Saugata Ghose K. Hsieh et al. 2018. Enabling the Adoption of Processing-in-Memory: Challenges Mechanisms Future Research Directions. CoRR (2018)."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","unstructured":"Vinayak Gokhale J. Jin et al. 2014. A 240 G-ops\/s Mobile Coprocessor for Deep Neural Networks. In CVPR . 10.1109\/CVPRW.2014.106","DOI":"10.1109\/CVPRW.2014.106"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.30"},{"key":"e_1_3_2_1_20_1","volume-title":"JSSC (2013)","author":"Huang Min","year":"2013","unstructured":"Min Huang, M. Mehalel, et al. 2013. An Energy Efficient 32-nm 20-MB Shared On-Die L3 Cache for Intel Xeon Processor E5 Family. JSSC (2013), 1954--1962."},{"key":"e_1_3_2_1_21_1","first-page":"1009","article-title":"A 28 nm Configurable Memory (TCAM\/BCAM\/SRAM) Using Push-Rule 6T Bit Cell Enabling Logic-in-Memory","volume":"51","author":"Jeloka Supreet","year":"2016","unstructured":"Supreet Jeloka, N.B. Akesh, et al. 2016. A 28 nm Configurable Memory (TCAM\/BCAM\/SRAM) Using Push-Rule 6T Bit Cell Enabling Logic-in-Memory. JSSC, Vol. 51, 4 (2016), 1009--1021.","journal-title":"JSSC"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3065386"},{"key":"e_1_3_2_1_23_1","volume-title":"Comscore Reports","author":"Lella Adam","year":"2014","unstructured":"Adam Lella. 2014. Comscore Reports June 2014 U.S. Smartphone Subscriber Market Share."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/2969239.2969250"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124544"},{"key":"e_1_3_2_1_26_1","unstructured":"Karen Simonyan and A. Zisserman. 2015. Very Deep Convolutional Networks for Large-Scale Image Recognition. CoRR Vol. abs\/1409.1556 (2015)."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"crossref","unstructured":"Mahmut Sinangil H. Mair et al. 2011. A 28nm high-density 6T SRAM with optimized peripheral-assist circuits for operation down to 0.6V. ISSCC (2011).","DOI":"10.1109\/ISSCC.2011.5746310"},{"key":"e_1_3_2_1_28_1","unstructured":"Saurabh Singh P. Sharma et al. 2017. Advanced lightweight encryption algorithms for IoT devices: survey challenges and solutions. JAIHC (2017) 1--18."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2012.2221191"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/2964284.2973796"}],"event":{"name":"GLSVLSI '19: Great Lakes Symposium on VLSI 2019","location":"Tysons Corner VA USA","acronym":"GLSVLSI '19","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2019 Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3299874.3317979","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3299874.3317979","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:38Z","timestamp":1750204418000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3299874.3317979"}},"subtitle":["A BitLine Accelerator for Devices on the Edge"],"short-title":[],"issued":{"date-parts":[[2019,5,13]]},"references-count":30,"alternative-id":["10.1145\/3299874.3317979","10.1145\/3299874"],"URL":"https:\/\/doi.org\/10.1145\/3299874.3317979","relation":{},"subject":[],"published":{"date-parts":[[2019,5,13]]},"assertion":[{"value":"2019-05-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}