{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,13]],"date-time":"2026-03-13T18:38:19Z","timestamp":1773427099882,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":22,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,5,13]],"date-time":"2019-05-13T00:00:00Z","timestamp":1557705600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Science and Technology Major Project of China","award":["2017ZX01030101"],"award-info":[{"award-number":["2017ZX01030101"]}]},{"name":"Pilot School Reform Funding Program in Southeast University","award":["1106007132"],"award-info":[{"award-number":["1106007132"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,5,13]]},"DOI":"10.1145\/3299874.3317982","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T12:10:25Z","timestamp":1558008625000},"page":"135-140","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Voltage-Controlled Magnetoelectric Memory Bit-cell Design With Assisted Body-bias in FD-SOI"],"prefix":"10.1145","author":[{"given":"Hao","family":"Cai","sequence":"first","affiliation":[{"name":"Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Menglin","family":"Han","sequence":"additional","affiliation":[{"name":"Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weiwei","family":"Shan","sequence":"additional","affiliation":[{"name":"Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[{"name":"Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"You","family":"Wang","sequence":"additional","affiliation":[{"name":"Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wang","family":"Kang","sequence":"additional","affiliation":[{"name":"Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weisheng","family":"Zhao","sequence":"additional","affiliation":[{"name":"Beihang University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,5,13]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Rashba SpinOrbit Anisotropy and the Electric Field Control of Magnetism. Scientific report 4","author":"Barnes Stewart E.","year":"2014","unstructured":"Stewart E. Barnes, Jun'ichi Ieda, and Sadamichi Maekawa. 2014. Rashba SpinOrbit Anisotropy and the Electric Field Control of Magnetism. Scientific report 4 (2014), 4105:1--5."},{"key":"e_1_3_2_1_2_1","volume-title":"2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits). 1--2.","author":"Blagojevic M.","unstructured":"M. Blagojevic, M. Cochet, B. Keller, P. Flatresse, A. Vladimirescu, and B. Nikolic. 2016. A fast, flexible, positive and negative adaptive body-bias generator in 28nm FDSOI. In 2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits). 1--2."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2016.2584140"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2621344"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2854277"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.101.137201"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547704"},{"key":"e_1_3_2_1_8_1","volume-title":"Solid-State Circuits Conf. Digest of Tech. Papers (ISSCC)","author":"Flatresse P.","year":"2013","unstructured":"P. Flatresse, B. Giraud, J. P. Noel, B. Pelloux-Prayer, F. Giner, D. K. Arora, F. Arnaud, N. Planes, J. Le Coz, O. Thomas, S. Engels, G. Cesana, R. Wilson, and P. Urard. 2013. Ultra-wide body-bias range LDPC decoder in 28nm UTBB FDSOI technology. In Solid-State Circuits Conf. Digest of Tech. Papers (ISSCC), 2013 IEEE Intl. 424--425."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.4753816"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2017.2660530"},{"key":"e_1_3_2_1_11_1","first-page":"5","article-title":"Design of a Fast and Low-Power Sense Amplifier and Writing Circuit for High-Speed MRAM","volume":"51","author":"Lee H.","year":"2015","unstructured":"H. Lee, J. G. Alzate, R. Dorrance, X. Q. Cai, D. Markovi\u0107, P. Khalili Amiri, and K. L. Wang. 2015. Design of a Fast and Low-Power Sense Amplifier and Writing Circuit for High-Speed MRAM. IEEE Transactions on Magnetics 51, 5 (May 2015), 1--7.","journal-title":"IEEE Transactions on Magnetics"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2008.406"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.3443658"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2155658"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1038\/srep29815"},{"key":"e_1_3_2_1_16_1","volume-title":"2010 IEEE International Solid-State Circuits Conference-(ISSCC). 352--353","author":"Raychowdhury A.","unstructured":"A. Raychowdhury, B. Geuskens, J. Kulkarni, J. Tschanz, K. Bowman, T. Karnik, S. L. Lu, V. De, and M. M. Khellah. 2010. PVT-and-aging adaptive wordline boosting for 8T SRAM power reduction. In 2010 IEEE International Solid-State Circuits Conference-(ISSCC). 352--353."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.808156"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2587734"},{"key":"e_1_3_2_1_19_1","volume-title":"2016 IEEE International Solid-State Circuits Conference (ISSCC). 306--307","author":"Song T.","unstructured":"T. Song, W. Rim, S. Park, Y. Kim, J. Jung, G. Yang, S. Baek, J. Choi, B. Kwon, Y. Lee, S. Kim, G. Kim, H. S. Won, J. H. Ku, S. S. Paak, E. Jung, S. S. Park, and K. Kim. 2016. A 10nm FinFET 128Mb SRAM with assist adjustment system for power, performance, and area optimization. In 2016 IEEE International Solid-State Circuits Conference (ISSCC). 306--307."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547681"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1038\/nmat3171"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2016.2546199"}],"event":{"name":"GLSVLSI '19: Great Lakes Symposium on VLSI 2019","location":"Tysons Corner VA USA","acronym":"GLSVLSI '19","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2019 Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3299874.3317982","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3299874.3317982","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:38Z","timestamp":1750204418000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3299874.3317982"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5,13]]},"references-count":22,"alternative-id":["10.1145\/3299874.3317982","10.1145\/3299874"],"URL":"https:\/\/doi.org\/10.1145\/3299874.3317982","relation":{},"subject":[],"published":{"date-parts":[[2019,5,13]]},"assertion":[{"value":"2019-05-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}