{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T23:50:33Z","timestamp":1783036233691,"version":"3.54.6"},"publisher-location":"New York, NY, USA","reference-count":20,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,5,13]],"date-time":"2019-05-13T00:00:00Z","timestamp":1557705600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1740126"],"award-info":[{"award-number":["1740126"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,5,13]]},"DOI":"10.1145\/3299874.3317984","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T12:10:25Z","timestamp":1558008625000},"page":"45-50","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":43,"title":["GraphiDe"],"prefix":"10.1145","author":[{"given":"Shaahin","family":"Angizi","sequence":"first","affiliation":[{"name":"University of Central Florida, Orlando, FL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Deliang","family":"Fan","sequence":"additional","affiliation":[{"name":"University of Central Florida, Orlando, FL, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2019,5,13]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2018. Parallel Thread Execution ISA Version 6.1. (2018). http:\/\/docs.nvidia.com\/cuda\/parallel-thread-execution\/index.html."},{"key":"e_1_3_2_1_2_1","unstructured":"Shaizeen Aga et al. 2017. Compute Caches. In HPCA. IEEE 481--492."},{"key":"e_1_3_2_1_3_1","article-title":"A scalable processing-in-memory accelerator for parallel graph processing","volume":"43","author":"Junwhan Ahn","year":"2016","unstructured":"Junwhan Ahn et al. 2016. A scalable processing-in-memory accelerator for parallel graph processing. Computer Architecture News, Vol. 43 (2016).","journal-title":"Computer Architecture News"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196009"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","unstructured":"Shaahin Angizi Zhezhi He et al. 2017. Design and evaluation of a spintronic in-memory processing platform for non-volatile data encryption. IEEE TCAD (2017). 10.1109\/TCAD.2017.2774291","DOI":"10.1109\/TCAD.2017.2774291"},{"key":"e_1_3_2_1_6_1","unstructured":"Guohao Dai et al. 2018. GraphH: A Processing-in-Memory Architecture for Large-scale Graph Processing. IEEE TCAD (2018)."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196029"},{"key":"e_1_3_2_1_8_1","unstructured":"2010. DRAM Power Model. https:\/\/www.rambus.com\/energy\/. {n. d.}. ({n. d.})."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00040"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/2999134.2999195"},{"key":"e_1_3_2_1_11_1","volume-title":"DRISA: A DRAM-based Reconfigurable In-Situ Accelerator. In Micro. ACM, 288--301.","author":"Shuangchen Li","year":"2017","unstructured":"Shuangchen Li et al. 2017. DRISA: A DRAM-based Reconfigurable In-Situ Accelerator. In Micro. ACM, 288--301."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","unstructured":"Shih-Lien Lu et al. 2015. Improving DRAM latency with dynamic asymmetric subarray. In MICRO. IEEE 255--266. 10.1145\/2830772.2830827","DOI":"10.1145\/2830772.2830827"},{"key":"e_1_3_2_1_14_1","volume-title":"Graphpim: Enabling instruction-level pim offloading in graph computing frameworks","author":"Lifeng Nai","year":"2017","unstructured":"Lifeng Nai et al. 2017. Graphpim: Enabling instruction-level pim offloading in graph computing frameworks. In HPCA. IEEE, 457--468."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2434872"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124544"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","unstructured":"Vivek Seshadri Yoongu Kim et al. 2013. RowClone: fast and energy-efficient in-DRAM bulk data copy and initialization. In 46th Micro. ACM 185--197. 10.1145\/2540708.2540725","DOI":"10.1145\/2540708.2540725"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"Linghao Song et al. 2018. GraphR: Accelerating graph processing using ReRAM. HPCA. IEEE 531--543.","DOI":"10.1109\/HPCA.2018.00052"},{"key":"e_1_3_2_1_19_1","unstructured":"Synopsys Design Compiler. Product Version 14.9.2014. Synopsys Inc. {n. d.}. ({n. d.})."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.91"}],"event":{"name":"GLSVLSI '19: Great Lakes Symposium on VLSI 2019","location":"Tysons Corner VA USA","acronym":"GLSVLSI '19","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2019 Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3299874.3317984","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3299874.3317984","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3299874.3317984","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:38Z","timestamp":1750204418000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3299874.3317984"}},"subtitle":["A Graph Processing Accelerator leveraging In-DRAM-Computing"],"short-title":[],"issued":{"date-parts":[[2019,5,13]]},"references-count":20,"alternative-id":["10.1145\/3299874.3317984","10.1145\/3299874"],"URL":"https:\/\/doi.org\/10.1145\/3299874.3317984","relation":{},"subject":[],"published":{"date-parts":[[2019,5,13]]},"assertion":[{"value":"2019-05-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}