{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:29:05Z","timestamp":1750220945235,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":17,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,5,13]],"date-time":"2019-05-13T00:00:00Z","timestamp":1557705600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,5,13]]},"DOI":"10.1145\/3299874.3317995","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T12:10:25Z","timestamp":1558008625000},"page":"225-230","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Towards Optimizing Refresh Energy in embedded-DRAM Caches using Private Blocks"],"prefix":"10.1145","author":[{"given":"Sheel Sindhu","family":"Manohar","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Guwahati, Guwahati, Assam, India"}]},{"given":"Sukarn","family":"Agarwal","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Guwahati, Guwahati, Assam, India"}]},{"given":"Hemangee K.","family":"Kapoor","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Guwahati, Guwahati, Assam, India"}]}],"member":"320","published-online":{"date-parts":[[2019,5,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2013.6522336"},{"key":"e_1_3_2_1_2_1","volume-title":"Mosaic: Exploiting the spatial locality of process variation to reduce refresh energy in on-chip eDRAM modules. In HPCA-2014. 84--95.","author":"Agrawal A.","year":"2014","unstructured":"A. Agrawal et al. 2014. Mosaic: Exploiting the spatial locality of process variation to reduce refresh energy in on-chip eDRAM modules. In HPCA-2014. 84--95."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","unstructured":"C. Bienia et al. 2008. The PARSEC benchmark suite: Characterization and architectural implications. In PACT-2008. 72--81. 10.1145\/1454115.1454128","DOI":"10.1145\/1454115.1454128"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908006"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2016.11.007"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337161"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2318857.2254787"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","unstructured":"M. Lodde et al. 2012. Dynamic Last-Level Cache Allocation to Reduce Area and Power Overhead in Directory Coherence Protocols. In Euro-Par 2012 Parallel Processing. Springer Berlin Heidelberg Berlin Heidelberg 206--218. 10.1007\/978-3-642-32820-6_22","DOI":"10.1007\/978-3-642-32820-6_22"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","unstructured":"M. T. Chang et al. 2013. Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM low write-energy STT-RAM and refresh-optimized eDRAM. In HPCA-2013. 143--154. 10.1109\/HPCA.2013.6522314","DOI":"10.1109\/HPCA.2013.6522314"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_11_1","unstructured":"N. Muralimanohar et al. 2009. CACTI 6.0: A tool to model large caches. HP laboratories (2009) 22--31."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2008.93"},{"key":"e_1_3_2_1_13_1","first-page":"10","article-title":"Reuse-Distance-Aware Write-Intensity Prediction of Dataless Entries for Energy-Efficient Hybrid Caches","volume":"26","author":"Agarwal S.","year":"2018","unstructured":"S. Agarwal et al. 2018. Reuse-Distance-Aware Write-Intensity Prediction of Dataless Entries for Energy-Efficient Hybrid Caches. IEEE T-VLSI) Systems 26, 10 (Oct 2018), 1881--1894.","journal-title":"IEEE T-VLSI) Systems"},{"key":"e_1_3_2_1_14_1","volume-title":"DESTINY: A Comprehensive Tool with 3D and Multi-Level Cell Memory Modeling Capability. JoLPE 7, 3","author":"Mittal S.","year":"2017","unstructured":"S. Mittal et al. 2017. DESTINY: A Comprehensive Tool with 3D and Multi-Level Cell Memory Modeling Capability. JoLPE 7, 3 (2017)."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","unstructured":"Z. Jaksic and R. Canal. 2014. DRAM-based coherent caches and how to take advantage of the coherence protocol to reduce the refresh energy. In DATE-2014.","DOI":"10.5555\/2616606.2616706"},{"key":"e_1_3_2_1_16_1","volume-title":"A Cache Reconfiguration Approach for Saving Leakage and Refresh Energy in Embedded DRAM Caches. CoRR abs\/1309.7082","author":"Mittal S.","year":"2013","unstructured":"S. Mittal. 2013. A Cache Reconfiguration Approach for Saving Leakage and Refresh Energy in Embedded DRAM Caches. CoRR abs\/1309.7082 (2013)."},{"key":"e_1_3_2_1_17_1","volume-title":"Memories: Exploiting Them and Developing Them, 303--310 pages.","author":"Reohr W. R.","year":"2006","unstructured":"W. R. Reohr. 2006. Memories: Exploiting Them and Developing Them, 303--310 pages."}],"event":{"name":"GLSVLSI '19: Great Lakes Symposium on VLSI 2019","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Tysons Corner VA USA","acronym":"GLSVLSI '19"},"container-title":["Proceedings of the 2019 Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3299874.3317995","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3299874.3317995","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:38Z","timestamp":1750204418000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3299874.3317995"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5,13]]},"references-count":17,"alternative-id":["10.1145\/3299874.3317995","10.1145\/3299874"],"URL":"https:\/\/doi.org\/10.1145\/3299874.3317995","relation":{},"subject":[],"published":{"date-parts":[[2019,5,13]]},"assertion":[{"value":"2019-05-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}