{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:29:04Z","timestamp":1750220944674,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":24,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,5,13]],"date-time":"2019-05-13T00:00:00Z","timestamp":1557705600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Semiconductor Research Corporation","award":["2013-TJ-2449 and Grant 2013-TJ-2450","2013-TJ-2449","2013-TJ-2450"],"award-info":[{"award-number":["2013-TJ-2449 and Grant 2013-TJ-2450","2013-TJ-2449","2013-TJ-2450"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,5,13]]},"DOI":"10.1145\/3299874.3318004","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T12:10:25Z","timestamp":1558008625000},"page":"99-104","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Low Voltage Clock Tree Synthesis with Local Gate Clusters"],"prefix":"10.1145","author":[{"given":"Can","family":"Sitik","sequence":"first","affiliation":[{"name":"Drexel University, Philadelphia, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weicheng","family":"Liu","sequence":"additional","affiliation":[{"name":"Stony Brook University, Stony Brook, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Baris","family":"Taskin","sequence":"additional","affiliation":[{"name":"Drexel University, Philadelphia, PA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emre","family":"Salman","sequence":"additional","affiliation":[{"name":"Stony Brook University, Stony Brook, NY, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,5,13]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1109\/TVLSI.2004.826204"},{"volume-title":"Proc. of IEEE Int. ASIC Conference and Exhibit. 17--21","author":"Boese K. D.","unstructured":"K. D. Boese and A. B. Kahng. 1992. Zero-skew clock routing trees with minimum wirelength. In Proc. of IEEE Int. ASIC Conference and Exhibit. 17--21.","key":"e_1_3_2_1_2_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1145\/1391469.1391653"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1109\/TVLSI.2005.848821"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1145\/293625.293628"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_6_1","DOI":"10.1145\/157485.165066"},{"key":"e_1_3_2_1_7_1","volume-title":"Proc. of the IEEE Design, Automation Test in Europe (DATE). 1--6.","author":"Hsu Shih-Jung","year":"2011","unstructured":"Shih-Jung Hsu and Rung-Bin Lin. 2011. Clock gating optimization with delay-matching. In Proc. of the IEEE Design, Automation Test in Europe (DATE). 1--6."},{"key":"e_1_3_2_1_8_1","first-page":"5","article-title":"A low-swing clock double-edge triggered flip-flop","volume":"37","author":"Kim C.","year":"2002","unstructured":"C. Kim and S. M. Kang. 2002. A low-swing clock double-edge triggered flip-flop. IEEE Journal of Solid-State Circuits, Vol. 37, 5 (May 2002), 648--652.","journal-title":"IEEE Journal of Solid-State Circuits"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1145\/2742060.2742092"},{"key":"e_1_3_2_1_10_1","volume-title":"SLECTS: Slew-Driven Clock Tree Synthesis","author":"Liu Weicheng","year":"2019","unstructured":"Weicheng Liu, Can Sitik, Baris Taskin, and Emre Salman. 2019. SLECTS: Slew-Driven Clock Tree Synthesis. IEEE Trans. on Very Large Scale Int. (TVLSI) Sys. (2019), 1--11."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_11_1","DOI":"10.1145\/2560519.2560520"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.1109\/TVLSI.2011.2168834"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.5555\/846213.846560"},{"unstructured":"NCSU 2011. FreePDK 45nm Library v1.4. NCSU","key":"e_1_3_2_1_14_1"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1109\/TVLSI.2002.1043334"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_16_1","DOI":"10.1145\/2742060.2742095"},{"key":"e_1_3_2_1_17_1","volume-title":"Friedman","author":"Salman Emre","year":"2012","unstructured":"Emre Salman and Eby G. Friedman. 2012. High Performance Integrated Circuit Design. McGraw-Hill Professional."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_18_1","DOI":"10.1109\/TCAD.2013.2266404"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1109\/TVLSI.2009.2030156"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1109\/ISVLSI.2014.53"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1109\/TVLSI.2016.2539926"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_22_1","DOI":"10.1145\/2701617"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_23_1","DOI":"10.1145\/2483028.2483059"},{"volume-title":"Proceedings of IEEE International Symposium on Circuits and Systems . 2595--2598","author":"Liu W.","unstructured":"W. Liu, E. Salman, C. Sitik, and B. Taskin. 2016. Exploiting Useful Skew in Gated Low Voltage Clock Trees for High Performance. In Proceedings of IEEE International Symposium on Circuits and Systems . 2595--2598.","key":"e_1_3_2_1_24_1"}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"acronym":"GLSVLSI '19","name":"GLSVLSI '19: Great Lakes Symposium on VLSI 2019","location":"Tysons Corner VA USA"},"container-title":["Proceedings of the 2019 Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3299874.3318004","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3299874.3318004","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:38Z","timestamp":1750204418000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3299874.3318004"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5,13]]},"references-count":24,"alternative-id":["10.1145\/3299874.3318004","10.1145\/3299874"],"URL":"https:\/\/doi.org\/10.1145\/3299874.3318004","relation":{},"subject":[],"published":{"date-parts":[[2019,5,13]]},"assertion":[{"value":"2019-05-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}