{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:29:04Z","timestamp":1750220944185,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":16,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,5,13]],"date-time":"2019-05-13T00:00:00Z","timestamp":1557705600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"German Federal Ministry of Education and Research (BMBF)-CONVERS","award":["16ES0656"],"award-info":[{"award-number":["16ES0656"]}]},{"name":"German Federal Ministry of Education and Research (BMBF)-SecRec","award":["16K1S0606K"],"award-info":[{"award-number":["16K1S0606K"]}]},{"name":"University of Bremen's graduate school SyDe-German Excellence Initiative"},{"name":"German Federal Ministry of Education and Research (BMBF)-SATiSFy","award":["16KIS0821K"],"award-info":[{"award-number":["16KIS0821K"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,5,13]]},"DOI":"10.1145\/3299874.3318024","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T12:10:25Z","timestamp":1558008625000},"page":"307-310","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Automated Analysis of Virtual Prototypes at Electronic System Level"],"prefix":"10.1145","author":[{"given":"Mehran","family":"Goli","sequence":"first","affiliation":[{"name":"University of Bremen\/DFKI, Bremen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muhammad","family":"Hassan","sequence":"additional","affiliation":[{"name":"University of Bremen\/DFKI, Bremen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Gro\u00dfe","sequence":"additional","affiliation":[{"name":"University of Bremen\/DFKI, Bremen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rolf","family":"Drechsler","sequence":"additional","affiliation":[{"name":"University of Bremen\/DFKI, Bremen, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,5,13]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"1","article-title":". IEEE Standard SystemC Language Reference Manual","volume":"1666","year":"2006","unstructured":"2006. IEEE Standard SystemC Language Reference Manual. IEEE Std 1666-2005, 1--423.","journal-title":"IEEE Std"},{"key":"e_1_3_2_1_2_1","unstructured":"John Aynsley (Ed.). 2009. OSCI TLM-2.0 Language Reference Manual. Open SystemC Initiative (OSCI)."},{"key":"e_1_3_2_1_3_1","unstructured":"John Aynsley. Accessed: 2018-06-30. TLM-2.0 Base Protocol Checker. https:\/\/www.doulos.com\/knowhow\/systemc\/tlm2."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","unstructured":"Harry Broeders and Ren\u00e9 Van Leuken. 2011. Extracting behavior and dynamically generated hierarchy from SystemC models. In DAC. 357--362. 10.1145\/2024724.2024810","DOI":"10.1145\/2024724.2024810"},{"key":"e_1_3_2_1_5_1","unstructured":"G\u00f6rschwin Fey Daniel Gro\u00dfe Tim Cassens Christian Genz Tim Warode and Rolf Drechsler. 2004. ParSyC: An Efficient SystemC Parser. In SASIMI. 148--154."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","unstructured":"Christian Genz and Rolf Drechsler. 2009. Overcoming limitations of the SystemC data introspection. In DATE. 590--593.","DOI":"10.5555\/1874620.1874764"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"Mehran Goli Jannis Stoppe and Rolf Drechsler. 2016. AIBA: an Automated Intra-Cycle Behavioral Analysis for SystemC-based Design Exploration. In ICCD. 360--363.","DOI":"10.1109\/ICCD.2016.7753303"},{"key":"e_1_3_2_1_8_1","volume-title":"accepted","author":"Goli Mehran","year":"2018","unstructured":"Mehran Goli, Jannis Stoppe, and Rolf Drechsler. accepted 2018. Automated Non-intrusive Analysis of Electronic System Level Designs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (accepted 2018)."},{"key":"e_1_3_2_1_9_1","unstructured":"Daniel Gro\u00dfe Rolf Drechsler Lothar Linhard and Gerhard Angst. 2003. Efficient Automatic Visualization of SystemC Designs. In FDL. 646--658."},{"key":"e_1_3_2_1_10_1","volume-title":"Patel","author":"Kaushik Anirudh","year":"2013","unstructured":"Anirudh Kaushik and Hiren D. Patel. 2013. SystemC-clang: An open-source framework for analyzing mixed-abstraction SystemC models. In FDL. 1--8."},{"key":"e_1_3_2_1_11_1","unstructured":"Wolfgang Klingauf and Manuel Geffken. 2006. Design structure analysis and transaction recording in SystemC designs: A minimal-intrusive approach. In FDL."},{"key":"e_1_3_2_1_12_1","unstructured":"Chris Lattner. 2008. LLVM and Clang: Next generation compiler technology. In BSD. 1--2."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","unstructured":"Kevin Marquet and Matthieu Moy. 2010. PinaVM: a SystemC front-end based on an executable intermediate representation. In Embedded software (EMSOFT). 79--88. 10.1145\/1879021.1879032","DOI":"10.1145\/1879021.1879032"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","unstructured":"Tim Schmidt Guantao Liu and Rainer D\u00f6mer. 2016. Automatic Generation of Thread Communication Graphs from SystemC Source Code. In SCOPES. 108--115. 10.1145\/2906363.2906365","DOI":"10.1145\/2906363.2906365"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"Thomas Schuster Rolf Meyer Rainer Buchty Luca Fossati and Mladen Berekovic. 2014. SoCRocket - A virtual platform for the European Space Agency's SoC development. In ReCoSoC. 1--7 http:\/\/github.com\/socrocket.","DOI":"10.1109\/ReCoSoC.2014.6860690"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"crossref","unstructured":"Jannis Stoppe Robert Wille and Rolf Drechsler. 2013. Data extraction from SystemC designs using debug symbols and the SystemC API. In ISVLSI. 26--31.","DOI":"10.1109\/ISVLSI.2013.6654618"}],"event":{"name":"GLSVLSI '19: Great Lakes Symposium on VLSI 2019","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Tysons Corner VA USA","acronym":"GLSVLSI '19"},"container-title":["Proceedings of the 2019 Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3299874.3318024","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3299874.3318024","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:38Z","timestamp":1750204418000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3299874.3318024"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5,13]]},"references-count":16,"alternative-id":["10.1145\/3299874.3318024","10.1145\/3299874"],"URL":"https:\/\/doi.org\/10.1145\/3299874.3318024","relation":{},"subject":[],"published":{"date-parts":[[2019,5,13]]},"assertion":[{"value":"2019-05-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}