{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:29:04Z","timestamp":1750220944674,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":6,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,5,13]],"date-time":"2019-05-13T00:00:00Z","timestamp":1557705600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["SPX CCF-1725420"],"award-info":[{"award-number":["SPX CCF-1725420"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"MARCO\/DARPA","award":["C-SPIN Center"],"award-info":[{"award-number":["C-SPIN Center"]}]},{"name":"DARPA","award":["Non-Volatile Logic program"],"award-info":[{"award-number":["Non-Volatile Logic program"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,5,13]]},"DOI":"10.1145\/3299874.3319451","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T12:10:25Z","timestamp":1558008625000},"page":"379-379","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["True In-memory Computing with the CRAM"],"prefix":"10.1145","author":[{"given":"Masoud","family":"Zabihi","sequence":"first","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhengyang","family":"Zhao","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zamshed I.","family":"Chowdhury","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Salonik","family":"Resch","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahendra","family":"DC","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thomas","family":"Peterson","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ulya R.","family":"Karpuzcu","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jian-Ping","family":"Wang","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sachin S.","family":"Sapatnekar","sequence":"additional","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,5,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2751042"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2015.2457393"},{"key":"e_1_3_2_1_3_1","unstructured":"J. P. Wang and J. D. Harms. 2015. General structure for computational random access memory (CRAM). https:\/\/www.google.com\/patents\/US9224447 US Patent 9 224 447B2."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3072942"},{"key":"e_1_3_2_1_5_1","volume-title":"CRAM: From hardware design to application mapping","author":"Zabihi M.","year":"2018","unstructured":"M. Zabihi, Z. Chowdhury, Z. Zhao, U. R. Karpuzu, J.-P. Wang, and S. S. Sapatnekar. 2018. In-memory processing on the spintronic CRAM: From hardware design to application mapping. IEEE Transactions on Computers (2018). (currently in IEEEXplore Early Access)."},{"volume-title":"Proceedings of the IEEE International Symposium on Quality Electronic Design. IEEE","author":"Zabihi M.","key":"e_1_3_2_1_6_1","unstructured":"M. Zabihi, Z. Zhao, Z. Chowdhury, M. Resch, T. Peterson, Mahendra DC, J.-P. Wang, U. Karpuzcu, and S. S. Sapatnekar. 2019. Using spin-Hall MTJs to build an energy-efficient in-memory computation platform. In Proceedings of the IEEE International Symposium on Quality Electronic Design. IEEE, Piscataway, NJ."}],"event":{"name":"GLSVLSI '19: Great Lakes Symposium on VLSI 2019","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Tysons Corner VA USA","acronym":"GLSVLSI '19"},"container-title":["Proceedings of the 2019 Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3299874.3319451","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3299874.3319451","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3299874.3319451","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:38Z","timestamp":1750204418000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3299874.3319451"}},"subtitle":["From Technology to Applications"],"short-title":[],"issued":{"date-parts":[[2019,5,13]]},"references-count":6,"alternative-id":["10.1145\/3299874.3319451","10.1145\/3299874"],"URL":"https:\/\/doi.org\/10.1145\/3299874.3319451","relation":{},"subject":[],"published":{"date-parts":[[2019,5,13]]},"assertion":[{"value":"2019-05-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}