{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,21]],"date-time":"2025-12-21T06:25:17Z","timestamp":1766298317531,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":36,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,5,13]],"date-time":"2019-05-13T00:00:00Z","timestamp":1557705600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"Natural Sciences and Engineering Research Council of Canada (NSERC)","award":["RES0025211"],"award-info":[{"award-number":["RES0025211"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,5,13]]},"DOI":"10.1145\/3299874.3319454","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T12:10:25Z","timestamp":1558008625000},"page":"393-398","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":17,"title":["Characterizing Approximate Adders and Multipliers Optimized under Different Design Constraints"],"prefix":"10.1145","author":[{"given":"Honglan","family":"Jiang","sequence":"first","affiliation":[{"name":"Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francisco J. H.","family":"Santiago","sequence":"additional","affiliation":[{"name":"University of Alberta, Edmonton, AB, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohammad Saeed","family":"Ansari","sequence":"additional","affiliation":[{"name":"University of Alberta, Edmonton, AB, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leibo","family":"Liu","sequence":"additional","affiliation":[{"name":"Tsinghua University, Beijing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bruce F.","family":"Cockburn","sequence":"additional","affiliation":[{"name":"University of Alberta, Edmonton, AB, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fabrizio","family":"Lombardi","sequence":"additional","affiliation":[{"name":"Northeastern University, Boston, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jie","family":"Han","sequence":"additional","affiliation":[{"name":"University of Alberta, Edmonton, AB, Canada"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,5,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","unstructured":"H. Amrouch B. Khaleghi and A. Gerstlauer. 2017. Towards aging-induced approximations. In DAC. 1--6. 10.1145\/3061639.3062331","DOI":"10.1145\/3061639.3062331"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"M. S. Ansari B. F. Cockburn and J. Han. 2019. A hardware-efficient logarithmic multiplier with improved accuracy. In DATE. 1--4.","DOI":"10.23919\/DATE.2019.8714868"},{"key":"e_1_3_2_1_3_1","first-page":"404","article-title":"Low-power approximate multipliers using encoded partial products and approximate compressors","volume":"8","author":"Ansari M. S.","year":"2018","unstructured":"M. S. Ansari, H. Jiang, B. F. Cockburn, and J. Han. 2018. Low-power approximate multipliers using encoded partial products and approximate compressors. JETCAS, Vol. 8, 3, 404--416.","journal-title":"JETCAS"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"crossref","unstructured":"K. Bhardwaj P. S. Mane and J. Henkel. 2014. Power- and area-efficient approximate Wallace tree multiplier for error-resilient systems. In ISQED. 263--269.","DOI":"10.1109\/ISQED.2014.6783335"},{"key":"e_1_3_2_1_5_1","first-page":"746","article-title":"Design of approximate circuits by fabrication of false timing paths: the carry cut-back adder","volume":"8","author":"Camus V.","year":"2018","unstructured":"V. Camus, M. Cacciotti, J. Schlachter, and C. Enz. 2018. Design of approximate circuits by fabrication of false timing paths: the carry cut-back adder. JETCAS, Vol. 8, 4, 746--757.","journal-title":"JETCAS"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","unstructured":"Kai D. P. Varman and K. Mohanram. 2012. High performance reliable variable latency carry select addition. In DATE. 1257--1262.","DOI":"10.5555\/2492708.2493017"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"crossref","unstructured":"J. Han and M. Orshansky. 2013. Approximate computing: an emerging paradigm for energy-efficient design. In ETS. 1--6.","DOI":"10.1109\/ETS.2013.6569370"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","unstructured":"J. Hu and W. Qian. 2015. A new approximate adder with low relative error and correct sign calculation. In DATE. 1449--1454.","DOI":"10.5555\/2755753.2757148"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2006.875974"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3094124"},{"key":"e_1_3_2_1_12_1","first-page":"189","article-title":"Low-power approximate unsigned multipliers with configurable error recovery","volume":"66","author":"Jiang H.","year":"2019","unstructured":"H. Jiang, C. Liu, F. Lombardi, and J. Han. 2019. Low-power approximate unsigned multipliers with configurable error recovery. TCASI, Vol. 66, 1, 189--202.","journal-title":"TCASI"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","unstructured":"A. B. Kahng and S. Kang. 2012. Accuracy-configurable adder for approximate arithmetic designs. In DAC. 820--825. 10.1145\/2228360.2228509","DOI":"10.1145\/2228360.2228509"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","unstructured":"Y. Kim Y. Zhang and P. Li. 2013. An energy efficient approximate adder with carry skip for error resilient neuromorphic VLSI systems. In ICCAD. 130--137.","DOI":"10.5555\/2561828.2561854"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","unstructured":"P. Kulkarni P. Gupta and M. Ercegovac. 2011. Trading accuracy for power with an underdesigned multiplier architecture. In VLSID. 346--351. 10.1109\/VLSID.2011.51","DOI":"10.1109\/VLSID.2011.51"},{"key":"e_1_3_2_1_16_1","unstructured":"K. Y. Kyaw W. L. Goh and K. S. Yeo. 2010. Low-power high-speed multiplier for error-tolerant application. In EDSSC. 1--4."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","unstructured":"L. Li and H. Zhou. 2014. On error modeling and analysis of approximate adders. In ICCAD. 511--518.","DOI":"10.5555\/2691365.2691468"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.146"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"crossref","unstructured":"C. Lin and I. Lin. 2013. High accuracy approximate multiplier with error correction. In ICCD. 33--38.","DOI":"10.1109\/ICCD.2013.6657022"},{"key":"e_1_3_2_1_20_1","first-page":"1591","article-title":"High-performance low-power carry speculative addition with variable latency","volume":"23","author":"Lin I.","year":"2015","unstructured":"I. Lin, Y. Yang, and C. Lin. 2015. High-performance low-power carry speculative addition with variable latency. TVLSI, Vol. 23, 9, 1591--1603.","journal-title":"TVLSI"},{"key":"e_1_3_2_1_21_1","first-page":"2856","article-title":"Design and evaluation of approximate logarithmic multipliers for low power error-tolerant applications","volume":"65","author":"Liu W.","year":"2018","unstructured":"W. Liu, J. Xu, D. Wang, C. Wang, P. Montuschi, and F. Lombardi. 2018. Design and evaluation of approximate logarithmic multipliers for low power error-tolerant applications. TCASI, Vol. 65, 9, 2856--2868.","journal-title":"TCASI"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.1274006"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2027626"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","unstructured":"J. Miao K. He A. Gerstlauer and M. Orshansky. 2012. Modeling and synthesis of quality-energy optimal approximate adders. In ICCAD. 728--735. 10.1145\/2429384.2429542","DOI":"10.1145\/2429384.2429542"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1962.5219391"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"crossref","unstructured":"D. Mohapatra V. K. Chippa A. Raghunathan and K. Roy. 2011. Design of voltage-scalable meta-functions for approximate computing. In DATE. 1--6.","DOI":"10.1109\/DATE.2011.5763154"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2308214"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","unstructured":"V. Mrazek R. Hrbacek Z. Vasicek and L. Sekanina. 2017. EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods. In DATE. 258--261.","DOI":"10.5555\/3130379.3130438"},{"key":"e_1_3_2_1_29_1","first-page":"2572","article-title":"Scalable construction of approximate multipliers with formally guaranteed worst case error","volume":"99","author":"Mrazek V.","year":"2018","unstructured":"V. Mrazek, Z. Vasicek, L. Sekanina, H. Jiang, and J. Han. 2018. Scalable construction of approximate multipliers with formally guaranteed worst case error. TVLSI 99, 2572--2576.","journal-title":"TVLSI"},{"key":"e_1_3_2_1_30_1","first-page":"1180","article-title":"Energy-efficient approximate multiplication for digital signal processing and classification applications","volume":"23","author":"Narayanamoorthy S.","year":"2015","unstructured":"S. Narayanamoorthy, H. A. Moghaddam, Z. Liu, T. Park, and N. S. Kim. 2015. Energy-efficient approximate multiplication for digital signal processing and classification applications. TVLSI, Vol. 23, 6, 1180--1184.","journal-title":"TVLSI"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2643639"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","unstructured":"A. K. Verma P. Brisk and P. Ienne. 2008. Variable latency speculative addition: a new paradigm for arithmetic circuit design. In DATE. 1250--1255. 10.1145\/1403375.1403679","DOI":"10.1145\/1403375.1403679"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"crossref","unstructured":"Z. Yang A. Jain J. Liang J. Han and F. Lombardi. 2013. Approximate uppercase XOR\/XNOR-based adders for inexact computing. In IEEE-NANO. 690--693.","DOI":"10.1109\/NANO.2013.6720793"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","unstructured":"R. Ye T. Wang F. Yuan R. Kumar and Q. Xu. 2013. On reconfiguration-oriented approximate adder design and its application. In ICCAD. 48--54.","DOI":"10.5555\/2561828.2561838"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2535398"},{"key":"e_1_3_2_1_36_1","volume-title":"ISIC","author":"Zhu N.","year":"2009","unstructured":"N. Zhu, W. L. Goh, and K. S. Yeo. 2009. An enhanced low-power high-speed adder for error-tolerant application. In ISIC 2009. 69--72."}],"event":{"name":"GLSVLSI '19: Great Lakes Symposium on VLSI 2019","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Tysons Corner VA USA","acronym":"GLSVLSI '19"},"container-title":["Proceedings of the 2019 Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3299874.3319454","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3299874.3319454","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:38Z","timestamp":1750204418000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3299874.3319454"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5,13]]},"references-count":36,"alternative-id":["10.1145\/3299874.3319454","10.1145\/3299874"],"URL":"https:\/\/doi.org\/10.1145\/3299874.3319454","relation":{},"subject":[],"published":{"date-parts":[[2019,5,13]]},"assertion":[{"value":"2019-05-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}