{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T07:03:57Z","timestamp":1751094237559,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":10,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,5,13]],"date-time":"2019-05-13T00:00:00Z","timestamp":1557705600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Natural Science Foundation of China","award":["61474022"],"award-info":[{"award-number":["61474022"]}]},{"name":"National Science and Technology Project under Grant","award":["2018ZX01031101-005"],"award-info":[{"award-number":["2018ZX01031101-005"]}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,5,13]]},"DOI":"10.1145\/3299874.3319484","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T12:10:25Z","timestamp":1558008625000},"page":"435-438","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["In-memory Processing based on Time-domain Circuit"],"prefix":"10.1145","author":[{"given":"Yuyao","family":"Kong","sequence":"first","affiliation":[{"name":"Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[{"name":"Southeast University, Nanjing, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,5,13]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.5555\/3195638.3195662"},{"key":"e_1_3_2_1_2_1","volume-title":"Symposium","author":"Yin S.","year":"2017","unstructured":"S. Yin, et al, \"A 1.06-to-5.09 TOPS\/W reconfigurable hybrid-neural-network processor for deep learning applications,\" in VLSI Circuits, Symposium, 2017."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1109\/TCAD.2017.2682138"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_4_1","DOI":"10.1109\/ISCA.2016.30"},{"key":"e_1_3_2_1_5_1","first-page":"488","article-title":"Conv-RAM: An Energy-Efficient SRAM with Embedded Convolution Computation for Low-Power CNN-Based Machine Learning Applications","author":"Biswas A.","year":"2018","unstructured":"A. Biswas, et al., \"Conv-RAM: An Energy-Efficient SRAM with Embedded Convolution Computation for Low-Power CNN-Based Machine Learning Applications,\" ISSCC, pp. 488--489, 2018.","journal-title":"ISSCC"},{"key":"e_1_3_2_1_6_1","first-page":"124","article-title":"A 55nm Time-Domain Mixed-Signal Neuromorphic Accelerator With Stochastic Synapses and Embedded Reinforcement Learning For Autonomous Micro-Robots","author":"Amravati A.","year":"2018","unstructured":"A. Amravati, et al., \"A 55nm Time-Domain Mixed-Signal Neuromorphic Accelerator With Stochastic Synapses and Embedded Reinforcement Learning For Autonomous Micro-Robots,\" ISSCC, pp. 124--126, 2018.","journal-title":"ISSCC"},{"issue":"10","key":"e_1_3_2_1_7_1","first-page":"2679","article-title":"A Neuromorphic Chip Optimized for Deep Learning and CMOS Technology with Time-Domain Analog and Digital Mixed-Signal Processing","volume":"52","author":"Miyashita D.","year":"2017","unstructured":"D. Miyashita, et al., \"A Neuromorphic Chip Optimized for Deep Learning and CMOS Technology with Time-Domain Analog and Digital Mixed-Signal Processing,\" JSSC, vol. 52, no. 10, pp. 2679--2689, Oct. 2017.","journal-title":"JSSC"},{"key":"e_1_3_2_1_8_1","first-page":"50","article-title":"A 40\u00d740 Four-Neighbor Time-Based In-Memory Computing Graph ASIC Chip Featuring Wavefront Expansion and 2D Gradient Control","author":"Everson L. R.","year":"2019","unstructured":"L. R. Everson, et al., \"A 40\u00d740 Four-Neighbor Time-Based In-Memory Computing Graph ASIC Chip Featuring Wavefront Expansion and 2D Gradient Control,\" ISSCC, pp. 50--52, 2019","journal-title":"ISSCC"},{"key":"e_1_3_2_1_9_1","first-page":"228","article-title":"All-Digital Time-Domain CNN Engine Using Bidirectional Memory Delay Lines for Energy-Efficient Edge Computing","author":"Sayal A.","year":"2019","unstructured":"A. Sayal, et al., \"All-Digital Time-Domain CNN Engine Using Bidirectional Memory Delay Lines for Energy-Efficient Edge Computing,\" ISSCC, pp. 228--230, 2019.","journal-title":"ISSCC"},{"key":"e_1_3_2_1_10_1","first-page":"394","article-title":"Sandwich-RAM: An Energy-Efficient In-Memory BWN Architecture with Pulse-Width Modulation","author":"Yang J.","year":"2019","unstructured":"J. Yang, et al., \"Sandwich-RAM: An Energy-Efficient In-Memory BWN Architecture with Pulse-Width Modulation,\" ISSCC, pp. 394--396 , 2019.","journal-title":"ISSCC"}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"acronym":"GLSVLSI '19","name":"GLSVLSI '19: Great Lakes Symposium on VLSI 2019","location":"Tysons Corner VA USA"},"container-title":["Proceedings of the 2019 Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3299874.3319484","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3299874.3319484","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:38Z","timestamp":1750204418000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3299874.3319484"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5,13]]},"references-count":10,"alternative-id":["10.1145\/3299874.3319484","10.1145\/3299874"],"URL":"https:\/\/doi.org\/10.1145\/3299874.3319484","relation":{},"subject":[],"published":{"date-parts":[[2019,5,13]]},"assertion":[{"value":"2019-05-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}