{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,4]],"date-time":"2026-08-04T00:31:50Z","timestamp":1785803510849,"version":"3.56.0"},"publisher-location":"New York, NY, USA","reference-count":28,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,5,13]],"date-time":"2019-05-13T00:00:00Z","timestamp":1557705600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS-1730316"],"award-info":[{"award-number":["CNS-1730316"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,5,13]]},"DOI":"10.1145\/3299874.3319485","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T12:10:25Z","timestamp":1558008625000},"page":"439-444","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":43,"title":["An Overview of Thermal Challenges and Opportunities for Monolithic 3D ICs"],"prefix":"10.1145","author":[{"given":"Prachi","family":"Shukla","sequence":"first","affiliation":[{"name":"Boston University, Boston, MA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ayse K.","family":"Coskun","sequence":"additional","affiliation":[{"name":"Boston University, Boston, MA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Vasilis F.","family":"Pavlidis","sequence":"additional","affiliation":[{"name":"University of Manchester, Manchester, United Kingdom"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Emre","family":"Salman","sequence":"additional","affiliation":[{"name":"Stony Brook University, Stony Brook, NY, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2019,5,13]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Why Monolithic 3D? http:\/\/www.monolithic3d.com\/why-monolithic-3d.html"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1149\/1.2982853"},{"key":"e_1_3_2_1_3_1","volume-title":"IEEE Symposium on VLSI Technology. 166--167","author":"Batude P.","year":"2009","unstructured":"P. Batude et al. 2009. GeOI and SOI 3D monolithic cell integrations for high density applications. In IEEE Symposium on VLSI Technology. 166--167."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2014.6831837"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223698"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2016.7970013"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2832607"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"e_1_3_2_1_9_1","volume-title":"IEEE Proc. of SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S). 1--3.","author":"Iqbal M. A.","unstructured":"M. A. Iqbal and M. Rahman. 2017. New thermal management approach for transistor-level 3-D integtration. In IEEE Proc. of SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S). 1--3."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934623"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228477"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2013.6702316"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2387827"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2011.5783204"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","unstructured":"V. F. Pavlidis I. Savidis and E. G. Friedman. 2017. Three-dimensional integrated circuit design. Newnes.","DOI":"10.5555\/3152604"},{"key":"e_1_3_2_1_16_1","volume-title":"IEEE Proc. of SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S). 1--2.","author":"Pletea I.","unstructured":"I. Pletea, Z.Wurman, Z. Or-Bach, and V. Sontea. 2015. Monolithic 3D layout using 2D EDA for embedded memory-rich designs. In IEEE Proc. of SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S). 1--2."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/2691365.2691477"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2523983"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967080"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2223553"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1115\/1.4033309"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859620"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/STHERM.2006.1625219"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479040"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2015.2391632"},{"key":"e_1_3_2_1_26_1","volume-title":"IEEE Proc. of International Symposium on Circuits and Systems. 1--4.","author":"Yan C.","unstructured":"C. Yan, S. Kontak, H. Wang, and E. Salman. 2017. Open source cell library Mono3D to develop large-scale monolithic 3D integrated circuits. In IEEE Proc. of International Symposium on Circuits and Systems. 1--4."},{"key":"e_1_3_2_1_27_1","volume-title":"International Conference on Rebooting Computing. 1--4.","author":"Yan C.","unstructured":"C. Yan and E. Salman. 2017. Routing congestion aware cell Library development for monolithic 3D ICs. In International Conference on Rebooting Computing. 1--4."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2768330"}],"event":{"name":"GLSVLSI '19: Great Lakes Symposium on VLSI 2019","location":"Tysons Corner VA USA","acronym":"GLSVLSI '19","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2019 Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3299874.3319485","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3299874.3319485","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3299874.3319485","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:38Z","timestamp":1750204418000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3299874.3319485"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5,13]]},"references-count":28,"alternative-id":["10.1145\/3299874.3319485","10.1145\/3299874"],"URL":"https:\/\/doi.org\/10.1145\/3299874.3319485","relation":{},"subject":[],"published":{"date-parts":[[2019,5,13]]},"assertion":[{"value":"2019-05-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}