{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,11,3]],"date-time":"2026-11-03T03:03:04Z","timestamp":1793674984008,"version":"4.5.1"},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,5,13]],"date-time":"2019-05-13T00:00:00Z","timestamp":1557705600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,5,13]]},"DOI":"10.1145\/3299874.3319496","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T12:10:25Z","timestamp":1558008625000},"page":"477-482","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":27,"title":["On Custom LUT-based Obfuscation"],"prefix":"10.1145","author":[{"given":"Gaurav","family":"Kolhe","sequence":"first","affiliation":[{"name":"George Mason University, Fairfax, VA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sai Manoj","family":"PD","sequence":"additional","affiliation":[{"name":"George Mason University, Fairfax, VA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Setareh","family":"Rafatirad","sequence":"additional","affiliation":[{"name":"George Mason University, Fairfax, VA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hamid","family":"Mahmoodi","sequence":"additional","affiliation":[{"name":"LogiMem Corporation, San Francisco, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Avesta","family":"Sasan","sequence":"additional","affiliation":[{"name":"George Mason University, Fairfax, VA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Houman","family":"Homayoun","sequence":"additional","affiliation":[{"name":"George Mason University, Fairfax, VA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2019,5,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194651"},{"key":"e_1_3_2_1_2_1","volume-title":"SMT Attack: Next Generation Attack on Obfuscated Circuits with Capabilities and Performance Beyond the SAT Attacks. In Conf. on Cryptographic Hardware and Embedded Sys.","author":"Azar Kimia","year":"2019","unstructured":"Kimia Azar, Hadi Kamali, Houman Homayoun, and Avesta Sasan. 2019. SMT Attack: Next Generation Attack on Obfuscated Circuits with Capabilities and Performance Beyond the SAT Attacks. In Conf. on Cryptographic Hardware and Embedded Sys."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.24"},{"key":"e_1_3_2_1_4_1","unstructured":"Ferdinand Brasser and et. al. 2018. Hardware-Assisted Security: Understanding Security Vulnerabilities and Emerging Attacks for Better Defenses. In International Conference on Compilers Architecture and Synthesis for Embedded Systems (CASES)."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2602554"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.5555\/3087368.3087386"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.299"},{"key":"e_1_3_2_1_8_1","volume-title":"LUT-Lock: A Novel LUT-Based Logic Obfuscation for FPGA-Bitstream and ASIC-Hardware Protection. In IEEE Computer Society Annual Symposium on VLSI (ISVLSI).","author":"Mardani H.","year":"2018","unstructured":"H. Mardani, K. Zamiri, and et.al. Gaj, K. 2018. LUT-Lock: A Novel LUT-Based Logic Obfuscation for FPGA-Bitstream and ASIC-Hardware Protection. In IEEE Computer Society Annual Symposium on VLSI (ISVLSI)."},{"key":"e_1_3_2_1_9_1","volume-title":"Understanding Random SAT: Beyond the Clauses-to-Variables Ratio. In In Proc. of CP-04","author":"Eugene","unstructured":"Eugene N., Alex D., and Yoav S. et.al. {n. d.}. Understanding Random SAT: Beyond the Clauses-to-Variables Ratio. In In Proc. of CP-04."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"Department of Defense. 2005. Defense science board task force on high performance microchip supply. (2005). https:\/\/www.acq.osd.mil\/dsb\/reports\/2000s\/ADA435563.pdf","DOI":"10.21236\/ADA435837"},{"key":"e_1_3_2_1_11_1","volume-title":"Automation Test in Europe Conference Exhibition (DATE).","author":"Patnaik S.","unstructured":"S. Patnaik, N. Rangarajan, and J. Knechtel et.al. 2018. Advancing hardware security using polymorphic and stochastic spin-hall effect devices. In Design, Automation Test in Europe Conference Exhibition (DATE)."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/2485288.2485591"},{"key":"e_1_3_2_1_13_1","volume-title":"Automation Test in Europe Conference Exhibition (DATE).","author":"Rezaei A.","unstructured":"A. Rezaei, Y. Shen, S. Kong, and J. Gu et.al. 2018. Cyclic locking and memristor-based obfuscation against CycSAT and inside foundry attacks. In Design, Automation Test in Europe Conference Exhibition (DATE)."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194596"},{"key":"e_1_3_2_1_15_1","volume-title":"A primer on hardware security: Models, methods, and metrics. Proc","author":"Rostami Masoud","year":"2014","unstructured":"Masoud Rostami, Farinaz Koushanfar, and Ramesh Karri. 2014. A primer on hardware security: Models, methods, and metrics. Proc. IEEE (2014)."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196047"},{"key":"e_1_3_2_1_17_1","volume-title":"IEEE International Symposium on Hardware Oriented Security and Trust (HOST).","author":"Shamsi K.","unstructured":"K. Shamsi, M. Li, and T. Meade et.al. 2017. AppSAT: Approximately deobfuscating integrated circuits. In IEEE International Symposium on Hardware Oriented Security and Trust (HOST)."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060469"},{"key":"e_1_3_2_1_19_1","volume-title":"Hardware Oriented Security and Trust (HOST), 2015 IEEE International Symposium on.","author":"Subramanyan P.","unstructured":"P. Subramanyan, S. Ray, and S. Malik. 2015. Evaluating the security of logic encryption algorithms. In Hardware Oriented Security and Trust (HOST), 2015 IEEE International Symposium on."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898099"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062226"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"crossref","unstructured":"Y. Xie and A. Srivastava. 2018. Anti-SAT: Mitigating SAT Attack on Logic Locking. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems (2018).","DOI":"10.1109\/TCAD.2018.2801220"},{"key":"e_1_3_2_1_23_1","volume-title":"IEEE International Symposium on Hardware Oriented Security and Trust (HOST).","author":"Yasin M.","unstructured":"M. Yasin, B. Mazumdar, and J. J. V. Rajendran et.al. 2016. SARLock: SAT attack resistant logic locking. In IEEE International Symposium on Hardware Oriented Security and Trust (HOST)."},{"key":"e_1_3_2_1_24_1","volume-title":"Asia and South Pacific Design Automation Conference (ASP-DAC).","author":"Yasin M.","unstructured":"M. Yasin, B. Mazumdar, and O. Sinanoglu et.al. 2017. Security analysis of Anti-SAT. In Asia and South Pacific Design Automation Conference (ASP-DAC)."},{"key":"e_1_3_2_1_25_1","volume":"201","author":"Yasin M.","unstructured":"M. Yasin, B. Mazumdar, O. Sinanoglu, and J. Rajendran. 2018. Removal Attacks on Logic Locking and Camouflaging Techniques. IEEE Transactions on Emerging Topics in Computing (2018).","journal-title":"J. Rajendran."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511144"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/3199700.3199707"}],"event":{"name":"GLSVLSI '19: Great Lakes Symposium on VLSI 2019","location":"Tysons Corner VA USA","acronym":"GLSVLSI '19","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2019 Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3299874.3319496","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3299874.3319496","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:38Z","timestamp":1750204418000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3299874.3319496"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5,13]]},"references-count":27,"alternative-id":["10.1145\/3299874.3319496","10.1145\/3299874"],"URL":"https:\/\/doi.org\/10.1145\/3299874.3319496","relation":{},"subject":[],"published":{"date-parts":[[2019,5,13]]},"assertion":[{"value":"2019-05-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}