{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T15:12:23Z","timestamp":1758121943549,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,5,13]],"date-time":"2019-05-13T00:00:00Z","timestamp":1557705600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,5,13]]},"DOI":"10.1145\/3299874.3319497","type":"proceedings-article","created":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T12:10:25Z","timestamp":1558008625000},"page":"483-488","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":12,"title":["Securing Analog Mixed-Signal Integrated Circuits Through Shared Dependencies"],"prefix":"10.1145","author":[{"given":"Kyle","family":"Juretus","sequence":"first","affiliation":[{"name":"Drexel University, Philadelphia, PA, USA"}]},{"given":"Vaibhav","family":"Venugopal Rao","sequence":"additional","affiliation":[{"name":"Drexel University, Philadelphia, PA, USA"}]},{"given":"Ioannis","family":"Savidis","sequence":"additional","affiliation":[{"name":"Drexel University, Philadelphia, PA, USA"}]}],"member":"320","published-online":{"date-parts":[[2019,5,13]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33027-8_2"},{"key":"e_1_3_2_1_2_1","volume-title":"Counterfeit Electronics","author":"U.S Department of Commerce, \"Defense Industrial Base Assessment","year":"2010","unstructured":"U.S Department of Commerce, \"Defense Industrial Base Assessment: Counterfeit Electronics,\" 2010."},{"volume-title":"Congress, \"Inquiry into Counterfeit Electronic Parts in the Department of Defense Supply Chain,\"","year":"2012","key":"e_1_3_2_1_3_1","unstructured":"112th Congress, \"Inquiry into Counterfeit Electronic Parts in the Department of Defense Supply Chain,\" May 2012."},{"key":"e_1_3_2_1_4_1","unstructured":"IHS Technology Press Release \"Top 5 Most Counterfeited Parts Represent A $169 Billion Potential Challenge for Global Semiconductor Market \" April 2012."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2010.284"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.24"},{"issue":"2","key":"e_1_3_2_1_7_1","first-page":"410","volume":"64","author":"Rajendran J.","year":"2015","unstructured":"J. Rajendran, H. Zhang, C. Zhang, G. Rose, Y. Pino, O. Sinanoglu, and R. Karri, \"Fault Analysis-Based Logic Encryption,\" IEEE Transactions on Computers, Vol. 64, No. 2, pp. 410--424, February 2015.","journal-title":"\"Fault Analysis-Based Logic Encryption,\" IEEE Transactions on Computers"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/1273300.1273304"},{"key":"e_1_3_2_1_9_1","first-page":"406","author":"Narayan N.","year":"2001","unstructured":"N. Narayan, R. D. Newbould, J. D. Carothers, J. J. Rodriguez, and W. T. Holman, \"IP Protection for VLSI Designs Via Watermarking of Routes,\" Proceedings of the IEEE International ASIC\/SOC Conference, pp. 406--410, September 2001.","journal-title":"\"IP Protection for VLSI Designs Via Watermarking of Routes,\" Proceedings of the IEEE International ASIC\/SOC Conference"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967065"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2011.2163307"},{"key":"e_1_3_2_1_12_1","unstructured":"IHS Markit \"IoT Trend Watch 2018 \" 2018."},{"key":"e_1_3_2_1_13_1","first-page":"1","author":"Rao V. V.","year":"2017","unstructured":"V. V. Rao and I. Savidis, \"Protecting Analog Circuits with Parameter Biasing Obfuscation,\" Proceedings of the IEEE Latin American Test Symposium (LATS), pp. 1--6, March 2017.","journal-title":"\"Protecting Analog Circuits with Parameter Biasing Obfuscation,\" Proceedings of the IEEE Latin American Test Symposium (LATS)"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3133985"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2902972"},{"key":"e_1_3_2_1_16_1","first-page":"1714","volume-title":"Reducing Logic Encryption Overhead Through Gate Level Key Insertion,\" Proceedings of the IEEE International Conference on Circuits and Systems","author":"Juretus K.","year":"2016","unstructured":"K. Juretus and I. Savidis, \"Reducing Logic Encryption Overhead Through Gate Level Key Insertion,\" Proceedings of the IEEE International Conference on Circuits and Systems, pp. 1714--1717, May 2016."},{"key":"e_1_3_2_1_17_1","first-page":"49","volume-title":"A Novel Hardware Logic Encryption Technique for Thwarting Illegal Overproduction and Hardware Trojans,\" Proceeding of the IEEE International On-Line Testing Symposium","author":"Dupuis S.","year":"2014","unstructured":"S. Dupuis, P. S. Ba, G. Di Natale, M. L. Flottes, and B. Rouzeyre, \"A Novel Hardware Logic Encryption Technique for Thwarting Illegal Overproduction and Hardware Trojans,\" Proceeding of the IEEE International On-Line Testing Symposium, pp. 49--54, July 2014."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2511144"},{"key":"e_1_3_2_1_19_1","first-page":"1","author":"Juretus K.","year":"2019","unstructured":"K. Juretus and I. Savidis, \"Increasing the SAT Attack Resiliency of In-Cone Logic Locking,\" Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 1--5, May 2019.","journal-title":"\"Increasing the SAT Attack Resiliency of In-Cone Logic Locking,\" Proceedings of the IEEE International Symposium on Circuits and Systems"},{"key":"e_1_3_2_1_20_1","first-page":"137","author":"Subramanyan P.","year":"2015","unstructured":"P. Subramanyan, S. Ray, and S. Malik, \"Evaluating the Security of Logic Encryption Algorithms,\" Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust, pp. 137--143, May 2015.","journal-title":"\"Evaluating the Security of Logic Encryption Algorithms,\" Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust"},{"key":"e_1_3_2_1_21_1","first-page":"127","author":"Xie Y.","year":"2016","unstructured":"Y. Xie and A. Srivastava, \"Mitigating SAT Attack on Logic Locking,\" Proceedings of the International Conference on Cryptographic Hardware and Embedded Systems, pp. 127--146, June 2016.","journal-title":"\"Mitigating SAT Attack on Logic Locking,\" Proceedings of the International Conference on Cryptographic Hardware and Embedded Systems"},{"key":"e_1_3_2_1_22_1","first-page":"236","author":"Yasin M.","year":"2016","unstructured":"M. Yasin, B. Mazumdar, J. Rajendran, and O. Sinanoglu, \"SARLock: SAT Attack Resistant Logic Locking,\" Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust, pp. 236--241, May 2016.","journal-title":"\"SARLock: SAT Attack Resistant Logic Locking,\" Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967065"},{"key":"e_1_3_2_1_24_1","first-page":"1","author":"Juretus K.","year":"2018","unstructured":"K. Juretus and I. Savidis, \"Time Domain Sequential Locking for Increased Security,\" Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 1--5, May 2018.","journal-title":"\"Time Domain Sequential Locking for Increased Security,\" Proceedings of the IEEE International Symposium on Circuits and Systems"},{"issue":"9","key":"e_1_3_2_1_25_1","volume":"64","author":"Yasin M.","year":"2017","unstructured":"M. Yasin, B. Mazumdar, O. Sinanoglu, and J. Rajendran, \"Removal Attacks on Logic Locking and Camouflaging Techniques,\" IEEE Transactions on Emerging Topics in Computing, Vol. 64, No. 9, September 2017.","journal-title":"\"Removal Attacks on Logic Locking and Camouflaging Techniques,\" IEEE Transactions on Emerging Topics in Computing"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2014.50"},{"key":"e_1_3_2_1_27_1","first-page":"1","author":"Wang J.","year":"2017","unstructured":"J. Wang, C. Shi, A. Sanabria-Borbon, E. Sanchez-Sinencio, and J. Hu, \"Thwarting Analog IC Piracy Via Combinational Locking,\" Proceedings of the IEEE International Test Conference (ITC), pp. 1--10, October 2017.","journal-title":"\"Thwarting Analog IC Piracy Via Combinational Locking,\" Proceedings of the IEEE International Test Conference (ITC)"},{"key":"e_1_3_2_1_28_1","first-page":"1","author":"Rao V. V.","year":"2019","unstructured":"V. V. Rao and I. Savidis, \"Mesh Based Obfuscation of Analog Circuit Properties,\" Proceedings of the IEEE International Symposium on Circuits and Systems, pp. 1--5, May 2019.","journal-title":"\"Mesh Based Obfuscation of Analog Circuit Properties,\" Proceedings of the IEEE International Symposium on Circuits and Systems"},{"key":"e_1_3_2_1_29_1","first-page":"102","volume-title":"Transistor Sizing for Parameter Obfuscation of Analog Circuits Using Satisfiability Modulo Theory,\" Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","author":"Rao V. V.","year":"2018","unstructured":"V. V. Rao and I. Savidis, \"Transistor Sizing for Parameter Obfuscation of Analog Circuits Using Satisfiability Modulo Theory,\" Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), pp. 102--106, October 2018."},{"key":"e_1_3_2_1_30_1","first-page":"2019","volume-title":"Automation Test in Europe Conference Exhibition","author":"Leonhard J.","unstructured":"J. Leonhard, M. Yasin, S. Turk, M. T. Nabeel, R. C. Avot M. M. Lou\u00ebrat, O. Sinanoglu H. Aboushady, and H. G. Stratigopoulos, \"MixLock: Securing Mixed-Signal Circuits via Logic Locking,\" Proceedings of the IEEE Design, Automation Test in Europe Conference Exhibition, p. PP, March 2019."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240858"}],"event":{"name":"GLSVLSI '19: Great Lakes Symposium on VLSI 2019","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Tysons Corner VA USA","acronym":"GLSVLSI '19"},"container-title":["Proceedings of the 2019 Great Lakes Symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3299874.3319497","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3299874.3319497","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:38Z","timestamp":1750204418000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3299874.3319497"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,5,13]]},"references-count":31,"alternative-id":["10.1145\/3299874.3319497","10.1145\/3299874"],"URL":"https:\/\/doi.org\/10.1145\/3299874.3319497","relation":{},"subject":[],"published":{"date-parts":[[2019,5,13]]},"assertion":[{"value":"2019-05-13","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}