{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,14]],"date-time":"2026-03-14T22:06:22Z","timestamp":1773525982673,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":26,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,4,4]],"date-time":"2019-04-04T00:00:00Z","timestamp":1554336000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1527320"],"award-info":[{"award-number":["1527320"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,4,4]]},"DOI":"10.1145\/3299902.3309751","type":"proceedings-article","created":{"date-parts":[[2019,4,10]],"date-time":"2019-04-10T19:07:28Z","timestamp":1554923248000},"page":"19-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":21,"title":["Device Layer-Aware Analytical Placement for Analog Circuits"],"prefix":"10.1145","author":[{"given":"Biying","family":"Xu","sequence":"first","affiliation":[{"name":"University of Texas at Asutin, Austin, TX, USA"}]},{"given":"Shaolan","family":"Li","sequence":"additional","affiliation":[{"name":"University of Texas at Asutin, Austin, TX, USA"}]},{"given":"Chak-Wa","family":"Pui","sequence":"additional","affiliation":[{"name":"The Chinese University of Hong Kong, Hong Kong, Hong Kong"}]},{"given":"Derong","family":"Liu","sequence":"additional","affiliation":[{"name":"Cadence Design Systems, Inc., Austin, TX, USA"}]},{"given":"Linxiao","family":"Shen","sequence":"additional","affiliation":[{"name":"University of Texas at Austin, Austin, TX, USA"}]},{"given":"Yibo","family":"Lin","sequence":"additional","affiliation":[{"name":"University of Texas at Austin, Austin, TX, USA"}]},{"given":"Nan","family":"Sun","sequence":"additional","affiliation":[{"name":"University of Texas at Austin, Austin, TX, USA"}]},{"given":"David Z.","family":"Pan","sequence":"additional","affiliation":[{"name":"University of Texas at Austin, Austin, TX, USA"}]}],"member":"320","published-online":{"date-parts":[[2019,4,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804354"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2274113"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2279571"},{"issue":"7","key":"e_1_3_2_1_4_1","first-page":"1140","article-title":"Triple patterning aware detailed placement toward zero cross-row middle-of-line conflict","volume":"36","author":"Lin Y.","year":"2017","unstructured":"Y. Lin , B. Yu , B. Xu , and D. Z. Pan , \" Triple patterning aware detailed placement toward zero cross-row middle-of-line conflict ,\" IEEE TCAD , vol. 36 , no. 7 , pp. 1140 -- 1152 , 2017 . Y. Lin, B. Yu, B. Xu, and D. Z. Pan, \"Triple patterning aware detailed placement toward zero cross-row middle-of-line conflict,\" IEEE TCAD, vol. 36, no. 7, pp. 1140--1152, 2017.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_5_1","first-page":"306","volume-title":"ICCAD","author":"Strasser M.","year":"2008","unstructured":"M. Strasser , M. Eick , H. Gr\u00e4b , U. Schlichtmann , and F. M. Johannes , \" Deterministic analog circuit placement using hierarchically bounded enumeration and enhanced shape functions,\" in Proc . ICCAD , 2008 , pp. 306 -- 313 . M. Strasser, M. Eick, H. Gr\u00e4b, U. Schlichtmann, and F. M. Johannes, \"Deterministic analog circuit placement using hierarchically bounded enumeration and enhanced shape functions,\" in Proc. ICCAD, 2008, pp. 306--313."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2017433"},{"key":"e_1_3_2_1_7_1","first-page":"512","volume-title":"ICCAD","author":"Chou P.-Y.","year":"2011","unstructured":"P.-Y. Chou , H.-C. Ou , and Y.-W. Chang , \"Heterogeneous b*-trees for analog placement with symmetry and regularity considerations,\" in Proc . ICCAD , 2011 , pp. 512 -- 516 . P.-Y. Chou, H.-C. Ou, and Y.-W. Chang, \"Heterogeneous b*-trees for analog placement with symmetry and regularity considerations,\" in Proc. ICCAD, 2011, pp. 512--516."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2064490"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488739"},{"issue":"6","key":"e_1_3_2_1_10_1","first-page":"879","article-title":"Exploring feasibilities of symmetry islands and monotonic current paths in slicing trees for analog placement","volume":"33","author":"Wu P.-H.","year":"2014","unstructured":"P.-H. Wu , M. P.-H. Lin , T.-C. Chen , C.-F. Yeh , T.-Y. Ho , and B.-D. Liu , \" Exploring feasibilities of symmetry islands and monotonic current paths in slicing trees for analog placement ,\" IEEE TCAD , vol. 33 , no. 6 , pp. 879 -- 892 , 2014 . P.-H. Wu, M. P.-H. Lin, T.-C. Chen, C.-F. Yeh, T.-Y. Ho, and B.-D. Liu, \"Exploring feasibilities of symmetry islands and monotonic current paths in slicing trees for analog placement,\" IEEE TCAD, vol. 33, no. 6, pp. 879--892, 2014.","journal-title":"IEEE TCAD"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3036678"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2778058"},{"key":"e_1_3_2_1_13_1","first-page":"929","volume-title":"ICCAD","author":"Pui C.-W.","year":"2017","unstructured":"C.-W. Pui , G. Chen , Y. Ma , E. F. Young , and B. Yu , \" Clock-aware ultrascale fpga placement with machine learning routability prediction,\" in Proc . ICCAD , 2017 , pp. 929 -- 936 . C.-W. Pui, G. Chen, Y. Ma, E. F. Young, and B. Yu, \"Clock-aware ultrascale fpga placement with machine learning routability prediction,\" in Proc. ICCAD, 2017, pp. 929--936."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2501293"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3177540.3178245"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.923063"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744865"},{"key":"e_1_3_2_1_18_1","unstructured":"W. Naylor \"Non-linear optimization system and method for wire length and delay optimization for an automatic electric circuit placer \" US Patent No. 6301693 2001.  W. Naylor \"Non-linear optimization system and method for wire length and delay optimization for an automatic electric circuit placer \" US Patent No. 6301693 2001."},{"key":"e_1_3_2_1_19_1","volume-title":"An effective overlap removable objective for analytical placement,\" IEICE transactions on fundamentals of electronics, communications and computer sciences","author":"Kuwabara S.","unstructured":"S. Kuwabara , Y. Kohira , and Y. Takashima , \" An effective overlap removable objective for analytical placement,\" IEICE transactions on fundamentals of electronics, communications and computer sciences , vol. 96 , no. 6, pp. 1348--1356, 2013. S. Kuwabara, Y. Kohira, and Y. Takashima, \"An effective overlap removable objective for analytical placement,\" IEICE transactions on fundamentals of electronics, communications and computer sciences, vol. 96, no. 6, pp. 1348--1356, 2013."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270329"},{"key":"e_1_3_2_1_21_1","unstructured":"W. Naylor and B. Chapman \"Wnlib \" http:\/\/www.willnaylor.com\/wnlib.html.  W. Naylor and B. Chapman \"Wnlib \" http:\/\/www.willnaylor.com\/wnlib.html."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287678"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2265878"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2235124"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062321"},{"key":"e_1_3_2_1_26_1","volume-title":"Synergistic topology generation and route synthesis for on-chip performance-critical signal groups,\" IEEE TCAD","author":"Liu D.","year":"2018","unstructured":"D. Liu , B. Yu , V. Livramento , S. Chowdhury , D. Ding , H. Vo , A. Sharma , and D. Z. Pan , \" Synergistic topology generation and route synthesis for on-chip performance-critical signal groups,\" IEEE TCAD , 2018 . D. Liu, B. Yu, V. Livramento, S. Chowdhury, D. Ding, H. Vo, A. Sharma, and D. Z. Pan, \"Synergistic topology generation and route synthesis for on-chip performance-critical signal groups,\" IEEE TCAD, 2018."}],"event":{"name":"ISPD '19: International Symposium on Physical Design","location":"San Francisco CA USA","acronym":"ISPD '19","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2019 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3299902.3309751","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3299902.3309751","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3299902.3309751","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:39Z","timestamp":1750204419000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3299902.3309751"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4,4]]},"references-count":26,"alternative-id":["10.1145\/3299902.3309751","10.1145\/3299902"],"URL":"https:\/\/doi.org\/10.1145\/3299902.3309751","relation":{},"subject":[],"published":{"date-parts":[[2019,4,4]]},"assertion":[{"value":"2019-04-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}