{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,8]],"date-time":"2026-01-08T06:50:49Z","timestamp":1767855049573,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":38,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,4,4]],"date-time":"2019-04-04T00:00:00Z","timestamp":1554336000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF-1421606, CCF-1714805"],"award-info":[{"award-number":["CCF-1421606, CCF-1714805"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,4,4]]},"DOI":"10.1145\/3299902.3313156","type":"proceedings-article","created":{"date-parts":[[2019,4,10]],"date-time":"2019-04-10T19:07:28Z","timestamp":1554923248000},"page":"83-90","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":9,"title":["Electromigration-Aware Interconnect Design"],"prefix":"10.1145","author":[{"given":"Sachin S.","family":"Sapatnekar","sequence":"first","affiliation":[{"name":"University of Minnesota, Minneapolis, MN, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,4,4]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853507"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/1735023.1735028"},{"key":"e_1_3_2_1_3_1","unstructured":"JEDEC Solid State Technology Association. 2018. Foundry process qualification guidelines (Wafer fabrication manufacturing sites) -- Backend of line. JEP001--1A.  JEDEC Solid State Technology Association. 2018. Foundry process qualification guidelines (Wafer fabrication manufacturing sites) -- Backend of line. JEP001--1A."},{"key":"e_1_3_2_1_4_1","first-page":"11","article-title":"Clocking design and analysis for a 600-MHz alpha microprocessor","volume":"3","author":"Bailey D.W.","year":"1998","unstructured":"D.W. Bailey and B. J. Benschneider . 1998 . Clocking design and analysis for a 600-MHz alpha microprocessor . IEEE J. Solid-St. Circ. 3 , 11 (Nov. 1998), 1627--1633. D.W. Bailey and B. J. Benschneider. 1998. Clocking design and analysis for a 600-MHz alpha microprocessor. IEEE J. Solid-St. Circ. 3, 11 (Nov. 1998), 1627--1633.","journal-title":"IEEE J. Solid-St. Circ."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1969.7340"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.322842"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2666723"},{"key":"e_1_3_2_1_8_1","volume-title":"Proc. ISQED. IEEE","author":"Chhabria V.","unstructured":"V. Chhabria and S. S. Sapatnekar . 2019. Impact of self-heating on performance and reliability in FinFET and GAAFET designs . In Proc. ISQED. IEEE , Piscataway, NJ. V. Chhabria and S. S. Sapatnekar. 2019. Impact of self-heating on performance and reliability in FinFET and GAAFET designs. In Proc. ISQED. IEEE, Piscataway, NJ."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.18608"},{"key":"e_1_3_2_1_10_1","volume-title":"Proc. IEEE International Interconnect Technology Conference. IEEE","author":"Guan Z.","unstructured":"Z. Guan , M. Marek-Sadowska , S. Nassif , and B. Li . 2014. Atomic flux divergence based current conversion scheme for signal line electromigration reliability assessment . In Proc. IEEE International Interconnect Technology Conference. IEEE , Piscataway, NJ, 245--248. Z. Guan, M. Marek-Sadowska, S. Nassif, and B. Li. 2014. Atomic flux divergence based current conversion scheme for signal line electromigration reliability assessment. In Proc. IEEE International Interconnect Technology Conference. IEEE, Piscataway, NJ, 245--248."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270343"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.1787139"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.3531393"},{"key":"e_1_3_2_1_14_1","first-page":"2","article-title":"Self-consistent solutions for allowed interconnect current density. II. Application to design guidelines","volume":"44","author":"Hunter W.","year":"1997","unstructured":"W. Hunter . 1997 . Self-consistent solutions for allowed interconnect current density. II. Application to design guidelines . IEEE Transactions on Electron Devices 44 , 2 (Feb. 1997), 310--316. W. Hunter. 1997. Self-consistent solutions for allowed interconnect current density. II. Application to design guidelines. IEEE Transactions on Electron Devices 44, 2 (Feb. 1997), 310--316.","journal-title":"IEEE Transactions on Electron Devices"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2505504"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2160882"},{"key":"e_1_3_2_1_17_1","volume-title":"Proc. IRPS. IEEE","author":"Jain P.","unstructured":"P. Jain , S. S. Sapatnekar , and J. Cortadella . 2015. Stochastic and topologically aware electromigration analysis for clock skew . In Proc. IRPS. IEEE , Piscataway, NJ, 3.D.4-1-3.D.4-6. P. Jain, S. S. Sapatnekar, and J. Cortadella. 2015. Stochastic and topologically aware electromigration analysis for clock skew. In Proc. IRPS. IEEE, Piscataway, NJ, 3.D.4-1-3.D.4-6."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.354073"},{"key":"e_1_3_2_1_19_1","first-page":"3","article-title":"Electromigration recovery and short lead effect under bipolar- and unipolar-pulse current. In Proc. IRPS. IEEE, Piscataway","volume":"6","author":"Lee K.-D.","year":"2012","unstructured":"K.-D. Lee . 2012 . Electromigration recovery and short lead effect under bipolar- and unipolar-pulse current. In Proc. IRPS. IEEE, Piscataway , NJ , 6B . 3 .1--6B.3.4. K.-D. Lee. 2012. Electromigration recovery and short lead effect under bipolar- and unipolar-pulse current. In Proc. IRPS. IEEE, Piscataway, NJ, 6B.3.1--6B.3.4.","journal-title":"NJ"},{"key":"e_1_3_2_1_20_1","first-page":"1","article-title":"Statistical evaluation of electromigration reliability at chip level","volume":"11","author":"Li B.","year":"2011","unstructured":"B. Li , P. S. McLaughlin , J. P. Bickford , P. Habitz , D. Netrabile , and T. D. Sullivan . 2011 . Statistical evaluation of electromigration reliability at chip level . IEEE T. Device Mater. Rel. 11 , 1 (March 2011), 86--91. B. Li, P. S. McLaughlin, J. P. Bickford, P.Habitz, D. Netrabile, and T. D. Sullivan. 2011. Statistical evaluation of electromigration reliability at chip level. IEEE T. Device Mater. Rel. 11, 1 (March 2011), 86--91.","journal-title":"IEEE T. Device Mater. Rel."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451916.2451925"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3177540.3177560"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2007.07.094"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1063\/1.348738"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062266"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488842"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898070"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2584054"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1149\/2.0171501jss"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2004.02.094"},{"key":"e_1_3_2_1_31_1","volume-title":"Proc. IRPS. IEEE","author":"Park Y. J.","unstructured":"Y. J. Park , P. Jain , and S. Krishnan . 2010. New electromigration validation: Via node vector method . In Proc. IRPS. IEEE , Piscataway, NJ, 698--704. Y. J. Park, P. Jain, and S. Krishnan. 2010. New electromigration validation: Via node vector method. In Proc. IRPS. IEEE, Piscataway, NJ, 698--704."},{"key":"e_1_3_2_1_32_1","volume-title":"Proc. ICCAD. IEEE","author":"Posser G.","unstructured":"G. Posser , V. Mishra , P. Jain , R. Reis , and S. S. Sapatnekar . 2014. A systematic approach for analyzing and optimizing cell-internal signal electromigration . In Proc. ICCAD. IEEE , Piscataway, NJ, 486--491. G. Posser, V. Mishra, P. Jain, R. Reis, and S. S. Sapatnekar. 2014. A systematic approach for analyzing and optimizing cell-internal signal electromigration. In Proc. ICCAD. IEEE, Piscataway, NJ, 486--491."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2456427"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2182767"},{"key":"e_1_3_2_1_35_1","volume-title":"Proc. ICCAD. IEEE","author":"Su H.","unstructured":"H. Su and S. S. Sapatnekar . 2001. Hybrid structured clock network construction . In Proc. ICCAD. IEEE , Piscataway, NJ, 333--336. H. Su and S. S. Sapatnekar. 2001. Hybrid structured clock network construction. In Proc. ICCAD. IEEE, Piscataway, NJ, 333--336."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2801221"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/43.644613"},{"key":"e_1_3_2_1_38_1","volume-title":"Proc. IRPS. IEEE","author":"Ting L. M.","unstructured":"L. M. Ting , J. S. May , W. R. Hunter , and J.W. McPherson . 1993. AC electromigration characterization and modeling of multilayered interconnects . In Proc. IRPS. IEEE , Piscataway, NJ, 311--316. L. M. Ting, J. S. May,W. R. Hunter, and J.W. McPherson. 1993. AC electromigration characterization and modeling of multilayered interconnects. In Proc. IRPS. IEEE, Piscataway, NJ, 311--316."}],"event":{"name":"ISPD '19: International Symposium on Physical Design","location":"San Francisco CA USA","acronym":"ISPD '19","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2019 International Symposium on Physical Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3299902.3313156","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3299902.3313156","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3299902.3313156","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:39Z","timestamp":1750204419000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3299902.3313156"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,4,4]]},"references-count":38,"alternative-id":["10.1145\/3299902.3313156","10.1145\/3299902"],"URL":"https:\/\/doi.org\/10.1145\/3299902.3313156","relation":{},"subject":[],"published":{"date-parts":[[2019,4,4]]},"assertion":[{"value":"2019-04-04","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}