{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:31:56Z","timestamp":1750221116673,"version":"3.41.0"},"reference-count":38,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2019,2,5]],"date-time":"2019-02-05T00:00:00Z","timestamp":1549324800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"name":"National Key Research and Development Program of China","award":["2016YFB0201304"],"award-info":[{"award-number":["2016YFB0201304"]}]},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"crossref","award":["61822402, 61774045, 61574046, and 61574044"],"award-info":[{"award-number":["61822402, 61774045, 61574046, and 61574044"]}],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2019,3,31]]},"abstract":"<jats:p>Memory bandwidth has become a bottleneck that impedes performance improvement during the parallelism optimization of the datapath. Memory partitioning is a practical approach to reduce bank-level conflicts and increase the bandwidth on a field-programmable gate array. In this work, we propose a memory partitioning approach for multi-pattern data access. First, we propose to combine multiple patterns into a single pattern to reduce the complexity of multi-pattern. Then, we propose to perform data reuse analysis on the combined pattern to find data reuse opportunities and the non-reusable data pattern. Finally, an efficient bank mapping algorithm with low complexity and low overhead is proposed to find the optimal memory partitioning solution. Experimental results demonstrated that compared to the state-of-the-art method, our proposed approach can reduce the number of block RAMS by 58.9% on average, with 79.6% reduction in SLICEs, 85.3% reduction in LUTs, 67.9% in reduction Flip-Flops, 54.6% reduction in DSP48Es, 83.9% reduction in SRLs, 50.0% reduction in storage overhead, 95.0% reduction in execution time, and 77.3% reduction in dynamic power consumption on average. Meanwhile, the performance can be improved by 14.0% on average.<\/jats:p>","DOI":"10.1145\/3301296","type":"journal-article","created":{"date-parts":[[2019,2,6]],"date-time":"2019-02-06T19:17:28Z","timestamp":1549480648000},"page":"1-22","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["An Efficient Memory Partitioning Approach for Multi-Pattern Data Access via Data Reuse"],"prefix":"10.1145","volume":"12","author":[{"given":"Wensong","family":"Li","sequence":"first","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fan","family":"Yang","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hengliang","family":"Zhu","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuan","family":"Zeng","sequence":"additional","affiliation":[{"name":"Fudan University, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dian","family":"Zhou","sequence":"additional","affiliation":[{"name":"Fudan University 8 University of Texas at Dallas, Shanghai, China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,2,5]]},"reference":[{"volume-title":"Retrieved","year":"2018","key":"e_1_2_1_1_1","unstructured":"Cadence. 2018 . C-to-Silicon Compiler . Retrieved June 19, 2018 from http:\/\/www.cadence.com\/products\/. Cadence. 2018. C-to-Silicon Compiler. Retrieved June 19, 2018 from http:\/\/www.cadence.com\/products\/."},{"volume-title":"Retrieved","year":"2018","key":"e_1_2_1_2_1","unstructured":"Mentor. 2018 . Catapult C . Retrieved June 19, 2018 from http:\/\/calypto.com\/. Mentor. 2018. Catapult C. Retrieved June 19, 2018 from http:\/\/calypto.com\/."},{"volume-title":"Retrieved","year":"2018","key":"e_1_2_1_3_1","unstructured":"Cadence. 2018 . Cynthesizer . Retrieved June 19, 2018 from http:\/\/www.forteds.com\/. Cadence. 2018. Cynthesizer. Retrieved June 19, 2018 from http:\/\/www.forteds.com\/."},{"volume-title":"Retrieved","year":"2018","key":"e_1_2_1_4_1","unstructured":"Synopsys. 2018 . Synphony C Compiler . Retrieved June 19, 2018 from http:\/\/www.synopsys.com\/. Synopsys. 2018. Synphony C Compiler. Retrieved June 19, 2018 from http:\/\/www.synopsys.com\/."},{"volume-title":"Retrieved","year":"2018","key":"e_1_2_1_5_1","unstructured":"Xilinx. 2018 . Vivado High-Level Synthesis . Retrieved June 19, 2018 from http:\/\/www.xilinx.com\/. Xilinx. 2018. Vivado High-Level Synthesis. Retrieved June 19, 2018 from http:\/\/www.xilinx.com\/."},{"volume-title":"Retrieved","year":"2018","key":"e_1_2_1_6_1","unstructured":"Xilinx. 2018 . Xilinx Virtex-7 VC707 Evaluation Kit . Retrieved June 19, 2018 from http:\/\/www.xilinx.com\/products\/boards-and-kits\/ek-v7-vc707-g.html. Xilinx. 2018. Xilinx Virtex-7 VC707 Evaluation Kit. Retrieved June 19, 2018 from http:\/\/www.xilinx.com\/products\/boards-and-kits\/ek-v7-vc707-g.html."},{"volume-title":"Retrieved","year":"2018","key":"e_1_2_1_7_1","unstructured":"Xilinx. 2018 . Xilinx Vivado Design Suite 2016.4 . Retrieved June 19, 2018 from http:\/\/www.xilinx.com\/support\/download\/index.html\/content\/xilinx\/en\/downloadNav\/vivado-design-tools\/2016-4.html. Xilinx. 2018. Xilinx Vivado Design Suite 2016.4. Retrieved June 19, 2018 from http:\/\/www.xilinx.com\/support\/download\/index.html\/content\/xilinx\/en\/downloadNav\/vivado-design-tools\/2016-4.html."},{"key":"e_1_2_1_8_1","volume-title":"Ullman","author":"Aho Alfred V.","year":"2007","unstructured":"Alfred V. Aho , Monica S. Lam , Ravi Sethi , and Jeffrey D . Ullman . 2007 . Compilers : Principles, Techniques and Tools. Pearson Education . Alfred V. Aho, Monica S. Lam, Ravi Sethi, and Jeffrey D. Ullman. 2007. Compilers: Principles, Techniques and Tools. Pearson Education."},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/212094.212131"},{"key":"e_1_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1878961.1878989"},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2675359"},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/2755753.2755789"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/1929943.1929947"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593090"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228586"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2016.7929517"},{"volume-title":"High-level Synthesis Blue Book","author":"Fingeroff M.","key":"e_1_2_1_17_1","unstructured":"M. Fingeroff . 2010. High-level Synthesis Blue Book . Xlibris Corporation . M. Fingeroff. 2010. High-level Synthesis Blue Book. Xlibris Corporation."},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1230800.1230807"},{"key":"e_1_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168944"},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429484"},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370869"},{"key":"e_1_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2462813"},{"volume-title":"Proceedings of the Conference on Design, Automation, and Test in Europe (DATE\u201910)","author":"Liu Q.","key":"e_1_2_1_23_1","unstructured":"Q. Liu , T. Todman , and W. Luk . 2010. Combining optimizations in automated low power design . In Proceedings of the Conference on Design, Automation, and Test in Europe (DATE\u201910) . 1791--1796. Q. Liu, T. Todman, and W. Luk. 2010. Combining optimizations in automated low power design. In Proceedings of the Conference on Design, Automation, and Test in Europe (DATE\u201910). 1791--1796."},{"key":"e_1_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744831"},{"volume-title":"Proceedings of the IFIP International Conference on Network and Parallel Computing. 329--343","author":"Mi W.","key":"e_1_2_1_25_1","unstructured":"W. Mi , X. Feng , J. Xue , and Y. Jia . 2010. Software-hardware cooperative DRAM bank partitioning for chip multiprocessors . In Proceedings of the IFIP International Conference on Network and Parallel Computing. 329--343 . W. Mi, X. Feng, J. Xue, and Y. Jia. 2010. Software-hardware cooperative DRAM bank partitioning for chip multiprocessors. In Proceedings of the IFIP International Conference on Network and Parallel Computing. 329--343."},{"key":"e_1_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155664"},{"key":"e_1_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435273"},{"volume-title":"Picture Processing and Psychopictorics","author":"Prewitt J. M. S.","key":"e_1_2_1_28_1","unstructured":"J. M. S. Prewitt . 1970. Picture Processing and Psychopictorics . Academic Press . J. M. S. Prewitt. 1970. Picture Processing and Psychopictorics. Academic Press."},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847264"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1049\/el:19991511"},{"key":"e_1_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554780"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488748"},{"volume-title":"Proceedings of the Asia and South Pacific Design Automation Conference (ASP--DAC\u201912)","author":"Wang Y.","key":"e_1_2_1_33_1","unstructured":"Y. Wang , P. Zhang , X. Cheng , and J. Cong . 2012. An integrated and automated memory optimization flow for FPGA behavioral synthesis . In Proceedings of the Asia and South Pacific Design Automation Conference (ASP--DAC\u201912) . 257--262. Y. Wang, P. Zhang, X. Cheng, and J. Cong. 2012. An integrated and automated memory optimization flow for FPGA behavioral synthesis. In Proceedings of the Asia and South Pacific Design Automation Conference (ASP--DAC\u201912). 257--262."},{"volume-title":"Proceedings of the International Symposium on Low Power Electronics and Design. 298--303","author":"Xie M.","key":"e_1_2_1_34_1","unstructured":"M. Xie , D. Tong , Y. Feng , K. Huang , and X. Cheng . 2013. Page policy control with memory partitioning for DRAM performance and power efficiency . In Proceedings of the International Symposium on Low Power Electronics and Design. 298--303 . M. Xie, D. Tong, Y. Feng, K. Huang, and X. Cheng. 2013. Page policy control with memory partitioning for DRAM performance and power efficiency. In Proceedings of the International Symposium on Low Power Electronics and Design. 298--303."},{"volume-title":"Proceedings of the International Symposium on High Performance Computer Architecture. 344--355","author":"Xie M.","key":"e_1_2_1_35_1","unstructured":"M. Xie , D. Tong , K. Huang , and X. Cheng . 2014. Improving system throughput and fairness simultaneously in shared memory CMP systems via dynamic bank partitioning . In Proceedings of the International Symposium on High Performance Computer Architecture. 344--355 . M. Xie, D. Tong, K. Huang, and X. Cheng. 2014. Improving system throughput and fairness simultaneously in shared memory CMP systems via dynamic bank partitioning. In Proceedings of the International Symposium on High Performance Computer Architecture. 344--355."},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967056"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2693274"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021734"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3301296","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3301296","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:02:04Z","timestamp":1750208524000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3301296"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2,5]]},"references-count":38,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2019,3,31]]}},"alternative-id":["10.1145\/3301296"],"URL":"https:\/\/doi.org\/10.1145\/3301296","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"type":"print","value":"1936-7406"},{"type":"electronic","value":"1936-7414"}],"subject":[],"published":{"date-parts":[[2019,2,5]]},"assertion":[{"value":"2017-12-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2018-11-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-02-05","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}