{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,11]],"date-time":"2025-12-11T20:51:36Z","timestamp":1765486296133,"version":"3.41.0"},"reference-count":63,"publisher":"Association for Computing Machinery (ACM)","issue":"1","license":[{"start":{"date-parts":[[2019,3,8]],"date-time":"2019-03-08T00:00:00Z","timestamp":1552003200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Archit. Code Optim."],"published-print":{"date-parts":[[2019,3,31]]},"abstract":"<jats:p>Byte-addressable nonvolatile memory (NVM) blends the concepts of storage and memory and can radically improve data-centric applications, from in-memory databases to graph processing. By enabling large-capacity devices to be shared across multiple computing elements, fabric-attached NVM changes the nature of rack-scale systems and enables short-latency direct memory access while retaining data persistence properties and simplifying the software stack.<\/jats:p>\n          <jats:p>An adequate protection scheme is paramount when addressing shared and persistent memory, but mechanisms that rely on virtual memory paging suffer from the tension between performance (pushing toward large pages) and protection granularity (pushing toward small pages). To address this tension, capabilities are worth revisiting as a more powerful protection mechanism, but the long time needed to introduce new CPU features hampers the adoption of schemes that rely on instruction-set architecture support.<\/jats:p>\n          <jats:p>This article proposes the Capability Enforcement Co-Processor (CEP), a programmable memory controller that implements fine-grain protection through the capability model without requiring instruction-set support in the application CPU. CEP decouples capabilities from the application CPU instruction-set architecture, shortens time to adoption, and can rapidly evolve to embrace new persistent memory technologies, from NVDIMMs to native NVM devices, either locally connected or fabric attached in rack-scale configurations. CEP exposes an application interface based on memory handles that get internally converted to extended-pointer capabilities.<\/jats:p>\n          <jats:p>This article presents a proof of concept implementation of a distributed object store (Redis) with CEP. It also demonstrates a capability-enhanced file system (FUSE) implementation using CEP. Our proof of concept shows that CEP provides fine-grain protection while enabling direct memory access from application clients to the NVM, and that by doing so opens up important performance optimization opportunities (up to 4\u00d7 reduction in latency in comparison to software-based security enforcement) without compromising security.<\/jats:p>\n          <jats:p>Finally, we also sketch how a future hybrid model could improve the initial implementation by delegating some CEP functionality to a CHERI-enabled processor.<\/jats:p>","DOI":"10.1145\/3302257","type":"journal-article","created":{"date-parts":[[2019,3,8]],"date-time":"2019-03-08T13:16:43Z","timestamp":1552051003000},"page":"1-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Memory-Side Protection With a Capability Enforcement Co-Processor"],"prefix":"10.1145","volume":"16","author":[{"given":"Leonid","family":"Azriel","sequence":"first","affiliation":[{"name":"Technion, Haifa, Israel"}]},{"given":"Lukas","family":"Humbel","sequence":"additional","affiliation":[{"name":"ETH Zurich, Z\u00fcrich, Switzerland"}]},{"given":"Reto","family":"Achermann","sequence":"additional","affiliation":[{"name":"ETH Zurich, Z\u00fcrich, Switzerland"}]},{"given":"Alex","family":"Richardson","sequence":"additional","affiliation":[{"name":"University of Cambridge, Cambridge, United Kingdom"}]},{"given":"Moritz","family":"Hoffmann","sequence":"additional","affiliation":[{"name":"ETH Zurich, Z\u00fcrich, Switzerland"}]},{"given":"Avi","family":"Mendelson","sequence":"additional","affiliation":[{"name":"Technion, Haifa, Israel"}]},{"given":"Timothy","family":"Roscoe","sequence":"additional","affiliation":[{"name":"ETH Zurich, Z\u00fcrich, Switzerland"}]},{"given":"Robert N. M.","family":"Watson","sequence":"additional","affiliation":[{"name":"University of Cambridge, Cambridge, United Kingdom"}]},{"given":"Paolo","family":"Faraboschi","sequence":"additional","affiliation":[{"name":"HPE, CA, USA"}]},{"given":"Dejan","family":"Milojicic","sequence":"additional","affiliation":[{"name":"HPE, CA, USA"}]}],"member":"320","published-online":{"date-parts":[[2019,3,8]]},"reference":[{"key":"e_1_2_1_1_1","volume-title":"Mach: A New Kernel Foundation for UNIX Development. Technical Report. Computer Science Department","author":"Accetta M.","year":"1986","unstructured":"M. Accetta , R. Baron , D. Golub , R. Rashid , A. Tevanian , and M. Young . 1986 . Mach: A New Kernel Foundation for UNIX Development. Technical Report. Computer Science Department , Carnegie Mellon University , Pittsburgh, PA . M. Accetta, R. Baron, D. Golub, R. Rashid, A. Tevanian, and M. Young. 1986. Mach: A New Kernel Foundation for UNIX Development. Technical Report. Computer Science Department, Carnegie Mellon University, Pittsburgh, PA."},{"key":"e_1_2_1_2_1","unstructured":"T. Alves. 2004. Trustzone: Integrated Hardware and Software Security. White paper.  T. Alves. 2004. Trustzone: Integrated Hardware and Software Security. White paper."},{"key":"e_1_2_1_3_1","volume-title":"Proceedings of the 2nd International Workshop on Hardware and Architectural Support for Security and Privacy","volume":"13","author":"Anati Ittai","year":"2013","unstructured":"Ittai Anati , Shay Gueron , Simon Johnson , and Vincent Scarlata . 2013 . Innovative technology for CPU based attestation and sealing . In Proceedings of the 2nd International Workshop on Hardware and Architectural Support for Security and Privacy , Vol. 13 . Ittai Anati, Shay Gueron, Simon Johnson, and Vincent Scarlata. 2013. Innovative technology for CPU based attestation and sealing. In Proceedings of the 2nd International Workshop on Hardware and Architectural Support for Security and Privacy, Vol. 13."},{"key":"e_1_2_1_4_1","volume-title":"Proceedings of the 12th USENIX Conference on File and Storage Technologies (FAST\u201914)","author":"Asanovic Krste","year":"2014","unstructured":"Krste Asanovic . 2014 . FireBox: A hardware building block for 2020 warehouse-scale computers . In Proceedings of the 12th USENIX Conference on File and Storage Technologies (FAST\u201914) . https:\/\/www.usenix.org\/conference\/fast14\/technical-sessions\/presentation\/keynote. Krste Asanovic. 2014. FireBox: A hardware building block for 2020 warehouse-scale computers. In Proceedings of the 12th USENIX Conference on File and Storage Technologies (FAST\u201914). https:\/\/www.usenix.org\/conference\/fast14\/technical-sessions\/presentation\/keynote."},{"key":"e_1_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2318857.2254766"},{"key":"e_1_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485943"},{"key":"e_1_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629579"},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2015.368"},{"key":"e_1_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2043556.2043571"},{"key":"e_1_2_1_10_1","unstructured":"Cambridge Computer Laboratory. 2017. CheriBSD. Retrieved February 2 2019 from https:\/\/www.cl.cam.ac.uk\/research\/security\/ctsrd\/cheri\/cheribsd.html.  Cambridge Computer Laboratory. 2017. CheriBSD. Retrieved February 2 2019 from https:\/\/www.cl.cam.ac.uk\/research\/security\/ctsrd\/cheri\/cheribsd.html."},{"key":"e_1_2_1_11_1","unstructured":"Cambridge Computer Laboratory. 2017. Qemu-CHERI. Retrieved February 2 2019 from https:\/\/www.cl.cam.ac.uk\/research\/security\/ctsrd\/cheri\/cheri-qemu.html.  Cambridge Computer Laboratory. 2017. Qemu-CHERI. Retrieved February 2 2019 from https:\/\/www.cl.cam.ac.uk\/research\/security\/ctsrd\/cheri\/cheri-qemu.html."},{"key":"e_1_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195579"},{"key":"e_1_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694367"},{"key":"e_1_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/1961295.1950380"},{"key":"e_1_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/800213.806532"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629589"},{"key":"e_1_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1145\/1353534.1346295"},{"key":"e_1_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2892208.2892212"},{"key":"e_1_2_1_19_1","volume-title":"Proceedings of the 1988 Winter USENIX Conference.","author":"Forin Alessandro","year":"1988","unstructured":"Alessandro Forin , Ro Forin , Joseph Barrera , Michael Young , and Richard Rashid . 1988 . Design, implementation, and performance evaluation of a distributed shared memory server for mach . In Proceedings of the 1988 Winter USENIX Conference. Alessandro Forin, Ro Forin, Joseph Barrera, Michael Young, and Richard Rashid. 1988. Design, implementation, and performance evaluation of a distributed shared memory server for mach. In Proceedings of the 1988 Winter USENIX Conference."},{"key":"e_1_2_1_20_1","volume-title":"The Gen-Z Consortium Website. Retrieved","author":"Gen-Z Consortium","year":"2019","unstructured":"Gen-Z Consortium . 2017. The Gen-Z Consortium Website. Retrieved February 2, 2019 from http:\/\/www.genzconsortium.org. Gen-Z Consortium. 2017. The Gen-Z Consortium Website. Retrieved February 2, 2019 from http:\/\/www.genzconsortium.org."},{"key":"e_1_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/945445.945450"},{"volume-title":"The Open Group Base Specifications Issue 7","author":"The Open Group","key":"e_1_2_1_22_1","unstructured":"The Open Group . 2013. POSIX.1-200 : The Open Group Base Specifications Issue 7 . The Open Group . Available at http:\/\/pubs.opengroup.org\/onlinepubs\/9699919799\/. The Open Group. 2013. POSIX.1-200: The Open Group Base Specifications Issue 7. The Open Group. Available at http:\/\/pubs.opengroup.org\/onlinepubs\/9699919799\/."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/268998.266660"},{"key":"e_1_2_1_24_1","volume-title":"Proceedings of the 8th Annual Symposium on Computer Architecture (ISCA\u201981)","author":"Houdek Merle E.","year":"1885","unstructured":"Merle E. Houdek , Frank G. Soltis , and Roy L. Hoffman . 1981. IBM System\/38 support for capability-based addressing . In Proceedings of the 8th Annual Symposium on Computer Architecture (ISCA\u201981) . IEEE, Los Alamitos, CA, 341--348. http:\/\/dl.acm.org\/citation.cfm?id&equals;800052.80 1885 Merle E. Houdek, Frank G. Soltis, and Roy L. Hoffman. 1981. IBM System\/38 support for capability-based addressing. In Proceedings of the 8th Annual Symposium on Computer Architecture (ISCA\u201981). IEEE, Los Alamitos, CA, 341--348. http:\/\/dl.acm.org\/citation.cfm?id&equals;800052.801885"},{"volume-title":"Heterogeneous System Architecture: A New Compute Platform Infrastructure","author":"Hwu W. W.","key":"e_1_2_1_25_1","unstructured":"W. W. Hwu . 2015. Heterogeneous System Architecture: A New Compute Platform Infrastructure . Elsevier Science . https:\/\/books.google.co.il\/books?id&equals;otXUBQAAQBAJ. W. W. Hwu. 2015. Heterogeneous System Architecture: A New Compute Platform Infrastructure. Elsevier Science. https:\/\/books.google.co.il\/books?id&equals;otXUBQAAQBAJ."},{"key":"e_1_2_1_26_1","volume-title":"Proceedings of the USENIX MACH Symposium. 1--11","author":"Joseph Barrera","year":"1991","unstructured":"Joseph Barrera III. 1991 . A fast mach network IPC implementation . In Proceedings of the USENIX MACH Symposium. 1--11 . Joseph Barrera III. 1991. A fast mach network IPC implementation. In Proceedings of the USENIX MACH Symposium. 1--11."},{"key":"e_1_2_1_27_1","first-page":"248966","article-title":"Intel 64 and IA-32 Architectures Optimization Reference Manual","author":"Intel Corporation","year":"2016","unstructured":"Intel Corporation . 2016 . Intel 64 and IA-32 Architectures Optimization Reference Manual . Order Number : 248966 - 248033 . Available at http:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/64-ia-32-architectures-optimization-manual.html. Intel Corporation. 2016. Intel 64 and IA-32 Architectures Optimization Reference Manual. Order Number: 248966-033. Available at http:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/64-ia-32-architectures-optimization-manual.html.","journal-title":"Order Number"},{"key":"e_1_2_1_28_1","volume-title":"Intel Rack Scale Design. Retrieved","author":"Intel Corporation","year":"2019","unstructured":"Intel Corporation . 2016. Intel Rack Scale Design. Retrieved February 2, 2019 from https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/rack-scale-architecture\/intel-rack-scale-architecture-resources.html. Intel Corporation. 2016. Intel Rack Scale Design. Retrieved February 2, 2019 from https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/rack-scale-architecture\/intel-rack-scale-architecture-resources.html."},{"key":"e_1_2_1_29_1","volume-title":"Introduction to Intel Memory Protection Extensions. Retrieved","author":"Intel PLC.","year":"2019","unstructured":"Intel PLC. 2013. Introduction to Intel Memory Protection Extensions. Retrieved February 2, 2019 from http:\/\/software.intel.com\/en-us\/articles\/introduction-to-intel-memory-protection-extensions. Intel PLC. 2013. Introduction to Intel Memory Protection Extensions. Retrieved February 2, 2019 from http:\/\/software.intel.com\/en-us\/articles\/introduction-to-intel-memory-protection-extensions."},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/2388996.2389044"},{"key":"e_1_2_1_31_1","volume-title":"Proceedings of the General Track of the USENIX Annual Technical Conference (ATEC\u201902)","author":"Jim Trevor","year":"2002","unstructured":"Trevor Jim , J. Greg Morrisett , Dan Grossman , Michael W. Hicks , James Cheney , and Yanling Wang . 2002 . Cyclone: A safe dialect of C . In Proceedings of the General Track of the USENIX Annual Technical Conference (ATEC\u201902) . 275--288. http:\/\/dl.acm.org\/citation.cfm?id&equals;647057.713871 Trevor Jim, J. Greg Morrisett, Dan Grossman, Michael W. Hicks, James Cheney, and Yanling Wang. 2002. Cyclone: A safe dialect of C. In Proceedings of the General Track of the USENIX Annual Technical Conference (ATEC\u201902). 275--288. http:\/\/dl.acm.org\/citation.cfm?id&equals;647057.713871"},{"key":"e_1_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/800215.806579"},{"key":"e_1_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2740070.2626299"},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2723372.2746480"},{"key":"e_1_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629596"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508859.2516713"},{"key":"e_1_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/1519130.1519135"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/800213.806531"},{"volume-title":"Capability-Based Computer Systems. Butterworth-Heinemann","author":"Levy Henry M.","key":"e_1_2_1_39_1","unstructured":"Henry M. Levy . 1984. Capability-Based Computer Systems. Butterworth-Heinemann , Newton, MA . Henry M. Levy. 1984. Capability-Based Computer Systems. Butterworth-Heinemann, Newton, MA."},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897393"},{"key":"e_1_2_1_41_1","volume-title":"Proceedings of the 11th USENIX Conference on Networked Systems Design and Implementation (NSDI\u201914)","author":"Lim Hyeontaek","year":"2014","unstructured":"Hyeontaek Lim , Dongsu Han , David G. Andersen , and Michael Kaminsky . 2014 . MICA: A holistic approach to fast in-memory key-value storage . In Proceedings of the 11th USENIX Conference on Networked Systems Design and Implementation (NSDI\u201914) . 429--444. http:\/\/dl.acm.org.ezproxy-pa2.labs.hpe.com\/citation.cfm?id&equals;2616448.2616488 Hyeontaek Lim, Dongsu Han, David G. Andersen, and Michael Kaminsky. 2014. MICA: A holistic approach to fast in-memory key-value storage. In Proceedings of the 11th USENIX Conference on Networked Systems Design and Implementation (NSDI\u201914). 429--444. http:\/\/dl.acm.org.ezproxy-pa2.labs.hpe.com\/citation.cfm?id&equals;2616448.2616488"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/1814217.1814224"},{"key":"e_1_2_1_43_1","unstructured":"Mark Samuel Miller. 2006. Robust Composition: Towards a Unified Approach to Access Control and Concurrency Control. Ph.D. Dissertation. Johns Hopkins University Baltimore MD.  Mark Samuel Miller. 2006. Robust Composition: Towards a Unified Approach to Access Control and Concurrency Control. Ph.D. Dissertation. Johns Hopkins University Baltimore MD."},{"key":"e_1_2_1_44_1","volume-title":"Caja: Safe active content in Sanitized JavaScript. Google","author":"Miller Mark S.","year":"2008","unstructured":"Mark S. Miller , Mike Samuel , Ben Laurie , Ihab Awad , and Mike Stay . 2008 . Caja: Safe active content in Sanitized JavaScript. Google , Inc., Tech. Rep . Mark S. Miller, Mike Samuel, Ben Laurie, Ihab Awad, and Mike Stay. 2008. Caja: Safe active content in Sanitized JavaScript. Google, Inc., Tech. Rep."},{"key":"e_1_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.53354"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542476.1542504"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/800214.806541"},{"key":"e_1_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/2621934.2621941"},{"volume-title":"Proceedings of the 1986 IEEE Symposium on Security and Privacy.","author":"Rajunas S. A.","key":"e_1_2_1_49_1","unstructured":"S. A. Rajunas , N. Hardy , A. C. Bomberger , W. S. Frantz , and C. R. Landau . 1986. Security in KeyKOS . In Proceedings of the 1986 IEEE Symposium on Security and Privacy. S. A. Rajunas, N. Hardy, A. C. Bomberger, W. S. Frantz, and C. R. Landau. 1986. Security in KeyKOS. In Proceedings of the 1986 IEEE Symposium on Security and Privacy."},{"key":"e_1_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/800216.806593"},{"key":"e_1_2_1_51_1","first-page":"39","article-title":"Overview of the CHORUS distributed operating systems","volume":"1","author":"Rozier Marc","year":"1991","unstructured":"Marc Rozier , Vadim Abrossimov , Fran\u00e7ois Armand , Ivan Boule , Michel Gien , Marc Guillemont , 1991 . Overview of the CHORUS distributed operating systems . Computing Systems 1 , 39 -- 69 . Marc Rozier, Vadim Abrossimov, Fran\u00e7ois Armand, Ivan Boule, Michel Gien, Marc Guillemont, et al. 1991. Overview of the CHORUS distributed operating systems. Computing Systems 1, 39--69.","journal-title":"Computing Systems"},{"key":"e_1_2_1_52_1","unstructured":"Salvatore Sanfilippo. 2015. Redis. Retrieved February 2 2019 from http:\/\/redis.io\/.  Salvatore Sanfilippo. 2015. Redis. Retrieved February 2 2019 from http:\/\/redis.io\/."},{"key":"e_1_2_1_53_1","volume-title":"Proceedings of the USENIX Mach Symposium. 20--22","author":"Sebes E. J.","year":"1991","unstructured":"E. J. Sebes . 1991 . Overview of the architecture of Distributed Trusted Mach . In Proceedings of the USENIX Mach Symposium. 20--22 . E. J. Sebes. 1991. Overview of the architecture of Distributed Trusted Mach. In Proceedings of the USENIX Mach Symposium. 20--22."},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/1315245.1315313"},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/319151.319163"},{"key":"e_1_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/358699.358703"},{"key":"e_1_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/2452376.2452429"},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665741"},{"key":"e_1_2_1_59_1","unstructured":"Robert N. M. Watson Jonathan Woodruff David Chisnall Brooks Davis Wojciech Koszek A. Theodore Markettos etal 2015. Bluespec Extensible RISC Implementation: BERI Hardware Reference. Technical Report. Computer Laboratory University of Cambridge.  Robert N. M. Watson Jonathan Woodruff David Chisnall Brooks Davis Wojciech Koszek A. Theodore Markettos et al. 2015. Bluespec Extensible RISC Implementation: BERI Hardware Reference. Technical Report. Computer Laboratory University of Cambridge."},{"volume-title":"Proceedings of the 19th USENIX Security Symposium.","author":"Watson Robert N. M.","key":"e_1_2_1_60_1","unstructured":"Robert N. M. Watson , J. Anderson , B. Laurie , and K. Kennaway . 2010. Capsicum: Practical capabilities for Unix . In Proceedings of the 19th USENIX Security Symposium. Robert N. M. Watson, J. Anderson, B. Laurie, and K. Kennaway. 2010. Capsicum: Practical capabilities for Unix. In Proceedings of the 19th USENIX Security Symposium."},{"key":"e_1_2_1_61_1","volume-title":"Technical Report UCAM-CL-TR-891. Computer Laboratory","author":"Watson Robert N. M.","year":"2016","unstructured":"Robert N. M. Watson , Peter G. Neumann , Jonathan Woodruff , Michael Roe , Jonathan Anderson , David Chisnall , 2016 . Capability Hardware Enhanced RISC Instructions: CHERI Instruction-Set Architecture (Version 5). Technical Report UCAM-CL-TR-891. Computer Laboratory , University of Cambridge . http:\/\/www.cl.cam.ac.uk\/techreports\/UCAM-CL-TR-891.pdf. Robert N. M. Watson, Peter G. Neumann, Jonathan Woodruff, Michael Roe, Jonathan Anderson, David Chisnall, et al. 2016. Capability Hardware Enhanced RISC Instructions: CHERI Instruction-Set Architecture (Version 5). Technical Report UCAM-CL-TR-891. Computer Laboratory, University of Cambridge. http:\/\/www.cl.cam.ac.uk\/techreports\/UCAM-CL-TR-891.pdf."},{"key":"e_1_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.9"},{"key":"e_1_2_1_63_1","unstructured":"W. A. Wulf R. Levin and S. P. Harbison. 1981. Hydra\/C.mmp: An Experimental Computer System. McGraw-Hill New York NY.  W. A. Wulf R. Levin and S. P. Harbison. 1981. Hydra\/C.mmp: An Experimental Computer System. McGraw-Hill New York NY."}],"container-title":["ACM Transactions on Architecture and Code Optimization"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3302257","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3302257","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:01:48Z","timestamp":1750208508000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3302257"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3,8]]},"references-count":63,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2019,3,31]]}},"alternative-id":["10.1145\/3302257"],"URL":"https:\/\/doi.org\/10.1145\/3302257","relation":{},"ISSN":["1544-3566","1544-3973"],"issn-type":[{"type":"print","value":"1544-3566"},{"type":"electronic","value":"1544-3973"}],"subject":[],"published":{"date-parts":[[2019,3,8]]},"assertion":[{"value":"2018-06-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2018-12-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2019-03-08","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}