{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T18:43:58Z","timestamp":1772045038806,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":79,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,3,25]],"date-time":"2019-03-25T00:00:00Z","timestamp":1553472000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,3,25]]},"DOI":"10.1145\/3302424.3303976","type":"proceedings-article","created":{"date-parts":[[2019,3,22]],"date-time":"2019-03-22T13:10:03Z","timestamp":1553260203000},"page":"1-17","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":45,"title":["Time Protection"],"prefix":"10.1145","author":[{"given":"Qian","family":"Ge","sequence":"first","affiliation":[{"name":"UNSW Australia and Data61 CSIRO"}]},{"given":"Yuval","family":"Yarom","sequence":"additional","affiliation":[{"name":"The University of Adelaide and Data61 CSIRO"}]},{"given":"Tom","family":"Chothia","sequence":"additional","affiliation":[{"name":"University of Birmingham"}]},{"given":"Gernot","family":"Heiser","sequence":"additional","affiliation":[{"name":"UNSW Australia and Data61 CSIRO"}]}],"member":"320","published-online":{"date-parts":[[2019,3,25]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1314466.1314469"},{"key":"e_1_3_2_1_2_1","volume-title":"New Results on Instruction Cache Attacks. In Workshop on Cryptographic Hardware and Embedded Systems. Springer","author":"Ac\u0131i\u00e7mez Onur","year":"2010","unstructured":"Onur Ac\u0131i\u00e7mez , Billy Bob Brumley , and Philipp Grabher . 2010 . New Results on Instruction Cache Attacks. In Workshop on Cryptographic Hardware and Embedded Systems. Springer , Santa Barbara, CA, US, 110--124. Onur Ac\u0131i\u00e7mez, Billy Bob Brumley, and Philipp Grabher. 2010. New Results on Instruction Cache Attacks. In Workshop on Cryptographic Hardware and Embedded Systems. Springer, Santa Barbara, CA, US, 110--124."},{"key":"e_1_3_2_1_3_1","volume-title":"New Branch Prediction Vulnerabilities in OpenSSL and Necessary Software Countermeasures. In 11th IMA International Conference on Cryptography and Coding. Springer","author":"Ac\u0131i\u00e7mez Onur","year":"2007","unstructured":"Onur Ac\u0131i\u00e7mez , Shay Gueron , and Jean-Pierre Seifert . 2007 . New Branch Prediction Vulnerabilities in OpenSSL and Necessary Software Countermeasures. In 11th IMA International Conference on Cryptography and Coding. Springer , Cirencester, UK, 185--203. Onur Ac\u0131i\u00e7mez, Shay Gueron, and Jean-Pierre Seifert. 2007. New Branch Prediction Vulnerabilities in OpenSSL and Necessary Software Countermeasures. In 11th IMA International Conference on Cryptography and Coding. Springer, Cirencester, UK, 185--203."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2007.4"},{"key":"e_1_3_2_1_5_1","volume-title":"ARM v7-A and ARM v7-R","author":"Ltd ARM","unstructured":"ARM Ltd . 2008. ARM Architecture Reference Manual , ARM v7-A and ARM v7-R . ARM Ltd . ARM DDI 0406B. ARM Ltd. 2008. ARM Architecture Reference Manual, ARM v7-A and ARM v7-R. ARM Ltd. ARM DDI 0406B."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1866835.1866854"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629579"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195527"},{"key":"e_1_3_2_1_9_1","volume-title":"Proceedings of the USENIX Workshop on Microkernels and other Kernel Architectures. USENIX Association","author":"Bomberger Alan C.","unstructured":"Alan C. Bomberger , A. Peri Frantz , William S. Frantz , Ann C. Hardy , Norman Hardy , Charles R. Landau , and Jonathan S. Shapiro . 1992. The KeyKOS Nanokernel Architecture . In Proceedings of the USENIX Workshop on Microkernels and other Kernel Architectures. USENIX Association , Seattle, WA, US, 95--112. Alan C. Bomberger, A. Peri Frantz, William S. Frantz, Ann C. Hardy, Norman Hardy, Charles R. Landau, and Jonathan S. Shapiro. 1992. The KeyKOS Nanokernel Architecture. In Proceedings of the USENIX Workshop on Microkernels and other Kernel Architectures. USENIX Association, Seattle, WA, US, 95--112."},{"key":"e_1_3_2_1_10_1","volume-title":"Proceedings of the 8th USENIX Symposium on Operating Systems Design and Implementation. USENIX","author":"Boyd-Wickizer Silas","year":"2008","unstructured":"Silas Boyd-Wickizer , Haibo Chen , Rong Chen , Yandong Mao , Frans Kaashoek , Robert Morris , Aleksey Pesterev , Lex Stein , Ming Wu , Yuehua Dai , Yang Zhang , and Zheng Zhang . 2008 . Corey: an operating system for many cores . In Proceedings of the 8th USENIX Symposium on Operating Systems Design and Implementation. USENIX , San Diego, CA, US, 43--57. Silas Boyd-Wickizer, Haibo Chen, Rong Chen, Yandong Mao, Frans Kaashoek, Robert Morris, Aleksey Pesterev, Lex Stein, Ming Wu, Yuehua Dai, Yang Zhang, and Zheng Zhang. 2008. Corey: an operating system for many cores. In Proceedings of the 8th USENIX Symposium on Operating Systems Design and Implementation. USENIX, San Diego, CA, US, 43--57."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/CSF.2011.19"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-39799-8_47"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694380"},{"key":"e_1_3_2_1_14_1","unstructured":"Concurrent Real Time 2012. An Overview of Kernel Text Page Replication in RedHawk Linux 6.3. Concurrent Real Time.  Concurrent Real Time 2012. An Overview of Kernel Text Page Replication in RedHawk Linux 6.3. Concurrent Real Time."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/365230.365252"},{"key":"e_1_3_2_1_16_1","unstructured":"Department of Defence 1986. Trusted Computer System Evaluation Criteria. Department of Defence. DoD 5200.28-STD.  Department of Defence 1986. Trusted Computer System Evaluation Criteria. Department of Defence. DoD 5200.28-STD."},{"key":"e_1_3_2_1_17_1","volume-title":"CacheAudit: A Tool for the Static Analysis of Cache Side Channels. In USENIX Security Symposium. USENIX","author":"Doychev Goran","year":"2013","unstructured":"Goran Doychev , Dominik Feld , Boris K\u00f6pf , Laurent Mauborgne , and Jan Reineke . 2013 . CacheAudit: A Tool for the Static Analysis of Cache Side Channels. In USENIX Security Symposium. USENIX , Washington, DC, US, 431--446. Goran Doychev, Dominik Feld, Boris K\u00f6pf, Laurent Mauborgne, and Jan Reineke. 2013. CacheAudit: A Tool for the Static Analysis of Cache Side Channels. In USENIX Security Symposium. USENIX, Washington, DC, US, 431--446."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2870636"},{"key":"e_1_3_2_1_19_1","volume-title":"Proceedings of the 4th USENIX Workschop on Hot Topics in Cloud Computing. USENIX","author":"Ford Bryan","year":"2012","unstructured":"Bryan Ford . 2012 . Plugging side-channel leaks with timing information flow control . In Proceedings of the 4th USENIX Workschop on Hot Topics in Cloud Computing. USENIX , Boston, MA, USA, 1--5. Bryan Ford. 2012. Plugging side-channel leaks with timing information flow control. In Proceedings of the 4th USENIX Workschop on Hot Topics in Cloud Computing. USENIX, Boston, MA, USA, 1--5."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1007\/s13389-016-0141-6"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3265723.3265724"},{"key":"e_1_3_2_1_22_1","volume-title":"Proceedings of the 27th USENIX Security Symposium. USENIX","author":"Gras Ben","year":"2018","unstructured":"Ben Gras , Kaveh Razavi , Herbert Bos , and Christiano Giuffrida . 2018 . Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks . In Proceedings of the 27th USENIX Security Symposium. USENIX , Baltimore, MD, US, 955--972. Ben Gras, Kaveh Razavi, Herbert Bos, and Christiano Giuffrida. 2018. Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks. In Proceedings of the 27th USENIX Security Symposium. USENIX, Baltimore, MD, US, 955--972."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2011.22"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/CCGRID.2018.00046"},{"key":"e_1_3_2_1_25_1","volume-title":"Can We Prove Time Protection? https:\/\/arxiv.org\/pdf\/1901.08338.pdf. arXiv preprint arXiv:1901.08338 (Jan","author":"Heiser Gernot","year":"2019","unstructured":"Gernot Heiser , Toby Murray , and Gerwin Klein . 2019. Can We Prove Time Protection? https:\/\/arxiv.org\/pdf\/1901.08338.pdf. arXiv preprint arXiv:1901.08338 (Jan . 2019 ), 6. Gernot Heiser, Toby Murray, and Gerwin Klein. 2019. Can We Prove Time Protection? https:\/\/arxiv.org\/pdf\/1901.08338.pdf. arXiv preprint arXiv:1901.08338 (Jan. 2019), 6."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/RISP.1991.130768"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.5555\/882488.884165"},{"key":"e_1_3_2_1_28_1","volume-title":"Calculus: Single and Multivariable (4 ed.)","author":"Hughes-Hallet Deborah","year":"2005","unstructured":"Deborah Hughes-Hallet , Andrew M. Gleason , Guadalupe I. Lonzano , 2005 . Calculus: Single and Multivariable (4 ed.) . Wiley , New York, NY , US. Deborah Hughes-Hallet, Andrew M. Gleason, Guadalupe I. Lonzano, et al. 2005. Calculus: Single and Multivariable (4 ed.). Wiley, New York, NY, US."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2013.23"},{"key":"e_1_3_2_1_30_1","volume-title":"Cache Attacks Enable Bulk Key Recovery on the Cloud. In Workshop on Cryptographic Hardware and Embedded Systems. Springer","author":"\u0130nci Mehmet Sinan","year":"2016","unstructured":"Mehmet Sinan \u0130nci , Berk G\u00fclmezo\u011flu , Gorka Irazoqui , Thomas Eisenbarth , and Berk Sunar . 2016 . Cache Attacks Enable Bulk Key Recovery on the Cloud. In Workshop on Cryptographic Hardware and Embedded Systems. Springer , Santa Barbara, CA, US, 368--390. Mehmet Sinan \u0130nci, Berk G\u00fclmezo\u011flu, Gorka Irazoqui, Thomas Eisenbarth, and Berk Sunar. 2016. Cache Attacks Enable Bulk Key Recovery on the Cloud. In Workshop on Cryptographic Hardware and Embedded Systems. Springer, Santa Barbara, CA, US, 368--390."},{"key":"e_1_3_2_1_31_1","volume-title":"Deep Dive: Intel Analysis of L1 Terminal Fault. https:\/\/software.intel.com\/security-software-guidance\/insights\/deep-dive-intel-analysis-l1-terminal-fault","year":"2018","unstructured":"Intel. 2018 a. Deep Dive: Intel Analysis of L1 Terminal Fault. https:\/\/software.intel.com\/security-software-guidance\/insights\/deep-dive-intel-analysis-l1-terminal-fault Intel. 2018a. Deep Dive: Intel Analysis of L1 Terminal Fault. https:\/\/software.intel.com\/security-software-guidance\/insights\/deep-dive-intel-analysis-l1-terminal-fault"},{"key":"e_1_3_2_1_32_1","unstructured":"Intel. 2018b. Speculative Execution Side Channel Mitigations. https:\/\/software.intel.com\/sites\/default\/files\/managed\/c5\/63\/336996-Speculative-Execution-Side-Channel-Mitigations.pdf  Intel. 2018b. Speculative Execution Side Channel Mitigations. https:\/\/software.intel.com\/sites\/default\/files\/managed\/c5\/63\/336996-Speculative-Execution-Side-Channel-Mitigations.pdf"},{"key":"e_1_3_2_1_33_1","volume-title":"Intel 64 and IA-32 Architecture Software Developer's Manual Volume 2: Instruction Set Reference","author":"Intel Corporation 2016.","unstructured":"Intel Corporation 2016. Intel 64 and IA-32 Architecture Software Developer's Manual Volume 2: Instruction Set Reference , A-Z. Intel Corporation . http:\/\/www.intel.com.au\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf. Intel Corporation 2016. Intel 64 and IA-32 Architecture Software Developer's Manual Volume 2: Instruction Set Reference, A-Z. Intel Corporation. http:\/\/www.intel.com.au\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/64-ia-32-architectures-software-developer-instruction-set-reference-manual-325383.pdf."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.42"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/138873.138876"},{"key":"e_1_3_2_1_36_1","volume-title":"Proceedings of the 21st USENIX Security Symposium. USENIX","author":"Kim Taesoo","year":"2012","unstructured":"Taesoo Kim , Marcus Peinado , and Gloria Mainar-Ruiz . 2012 . StealthMem: system-level protection against cache-based side channel attacks in the cloud . In Proceedings of the 21st USENIX Security Symposium. USENIX , Bellevue, WA, US, 189--204. Taesoo Kim, Marcus Peinado, and Gloria Mainar-Ruiz. 2012. StealthMem: system-level protection against cache-based side channel attacks in the cloud. In Proceedings of the 21st USENIX Security Symposium. USENIX, Bellevue, WA, US, 189--204."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2560537"},{"key":"e_1_3_2_1_38_1","volume-title":"Spectre Attacks: Exploiting Speculative Execution. In IEEE Symposium on Security and Privacy. IEEE","author":"Kocher Paul","year":"2019","unstructured":"Paul Kocher , Jann Horn , Anders Fogh , Daniel Genkin , Daniel Gruss , Werner Haas , Mike Haburg , Moritz Lipp , Stefan Mangard , Thomas Prescher , Michael Schwartz , and Yuval Yarom . 2019 . Spectre Attacks: Exploiting Speculative Execution. In IEEE Symposium on Security and Privacy. IEEE , San Francisco, 19--37. Paul Kocher, Jann Horn, Anders Fogh, Daniel Genkin, Daniel Gruss, Werner Haas, Mike Haburg, Moritz Lipp, Stefan Mangard, Thomas Prescher, Michael Schwartz, and Yuval Yarom. 2019. Spectre Attacks: Exploiting Speculative Execution. In IEEE Symposium on Security and Privacy. IEEE, San Francisco, 19--37."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-31424-7_40"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/362375.362389"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/800213.806531"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2013.6575299"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.5555\/523983.828369"},{"key":"e_1_3_2_1_44_1","volume-title":"USENIX Security Symposium. USENIX","author":"Lipp Moritz","year":"2018","unstructured":"Moritz Lipp , Michael Schwartz , Daniel Gruss , Thomas Prescher , Werner Haas , Anders Fogh , Jann Horn , Stefan Mangard , Paul Kocher , Daniel Genkin , Yuval Yarom , and Mike Hamburg . 2018 . Meltdown: Reading Kernel Memory from User Space . In USENIX Security Symposium. USENIX , Baltimore, MD, USA, --. Moritz Lipp, Michael Schwartz, Daniel Gruss, Thomas Prescher, Werner Haas, Anders Fogh, Jann Horn, Stefan Mangard, Paul Kocher, Daniel Genkin, Yuval Yarom, and Mike Hamburg. 2018. Meltdown: Reading Kernel Memory from User Space. In USENIX Security Symposium. USENIX, Baltimore, MD, USA, --."},{"key":"e_1_3_2_1_45_1","volume-title":"CATalyst: Defeating Last-Level Cache Side Channel Attacks in Cloud Computing. In IEEE Symposium on High-Performance Computer Architecture. IEEE","author":"Liu Fangfei","year":"2016","unstructured":"Fangfei Liu , Qian Ge , Yuval Yarom , Frank Mckeen , Carlos Rozas , Gernot Heiser , and Ruby B Lee . 2016 . CATalyst: Defeating Last-Level Cache Side Channel Attacks in Cloud Computing. In IEEE Symposium on High-Performance Computer Architecture. IEEE , Barcelona, Spain, 406--418. Fangfei Liu, Qian Ge, Yuval Yarom, Frank Mckeen, Carlos Rozas, Gernot Heiser, and Ruby B Lee. 2016. CATalyst: Defeating Last-Level Cache Side Channel Attacks in Cloud Computing. In IEEE Symposium on High-Performance Computer Architecture. IEEE, Barcelona, Spain, 406--418."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"e_1_3_2_1_47_1","volume-title":"ACM\/IEE International Symposium on Microarchitecture. IEEE","author":"Lynch William L.","unstructured":"William L. Lynch , Brian K. Bray , and M. J. Flynn . 1992. The effect of page allocation on caches . In ACM\/IEE International Symposium on Microarchitecture. IEEE , Portland, OR, US, 222--225. William L. Lynch, Brian K. Bray, and M. J. Flynn. 1992. The effect of page allocation on caches. In ACM\/IEE International Symposium on Microarchitecture. IEEE, Portland, OR, US, 222--225."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/3190508.3190539"},{"key":"e_1_3_2_1_49_1","unstructured":"Andrew Marshall Michael Howard Grant Bugher and Brian Harden. 2010. Security best practices for developing Windows Azure applications. https:\/\/docs.microsoft.com\/en-us\/azure\/security\/security-best-practices-and-patterns  Andrew Marshall Michael Howard Grant Bugher and Brian Harden. 2010. Security best practices for developing Windows Azure applications. https:\/\/docs.microsoft.com\/en-us\/azure\/security\/security-best-practices-and-patterns"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2017.23294"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2013.35"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629597"},{"key":"e_1_3_2_1_53_1","volume-title":"Accelerating Concurrent Workloads with CPU Cache Partitioning. In International Conference on Data Engineering. IEEE","author":"Noll Stefan","year":"2018","unstructured":"Stefan Noll , Jens Teubner , Norman May , and Alexander B\u00f6hm . 2018 . Accelerating Concurrent Workloads with CPU Cache Partitioning. In International Conference on Data Engineering. IEEE , Paris, FR, 437--448. Stefan Noll, Jens Teubner, Norman May, and Alexander B\u00f6hm. 2018. Accelerating Concurrent Workloads with CPU Cache Partitioning. In International Conference on Data Engineering. IEEE, Paris, FR, 437--448."},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"key":"e_1_3_2_1_55_1","volume-title":"BSDCan","author":"Percival Colin","year":"2005","unstructured":"Colin Percival . 2005. Cache Missing for Fun and Profit . In BSDCan 2005 . Ottawa , CA , 13. http:\/\/css.csail.mit.edu\/6.858\/2014\/readings\/ht-cache.pdf Colin Percival. 2005. Cache Missing for Fun and Profit. In BSDCan 2005. Ottawa, CA, 13. http:\/\/css.csail.mit.edu\/6.858\/2014\/readings\/ht-cache.pdf"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/2797022.2797042"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/800179.1124633"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/584091.584093"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/319151.319163"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSNW.2011.5958812"},{"key":"e_1_3_2_1_61_1","volume-title":"Density estimation for statistics and data analysis","author":"Silverman Bernard W.","unstructured":"Bernard W. Silverman . 1986. Density estimation for statistics and data analysis . Chapman & Hall , London, UK . Bernard W. Silverman. 1986. Density estimation for statistics and data analysis. Chapman & Hall, London, UK."},{"key":"e_1_3_2_1_62_1","volume-title":"USENIX Security Symposium. USENIX","author":"Bulck Jo Van","year":"2018","unstructured":"Jo Van Bulck , Marina Minkin , Ofir Weiss , Daniel Genkin , Baris Kasikci , Frank Piessens , Mark Silberstein , Thomas F. Wenisch , Yuval Yarom , and Raoul Stracks . 2018 . Foreshadow: Extracting the Keys to the Intel SGX Kingdom with Transient Out-of-Order Execution . In USENIX Security Symposium. USENIX , Baltimore, 991--1008. Jo Van Bulck, Marina Minkin, Ofir Weiss, Daniel Genkin, Baris Kasikci, Frank Piessens, Mark Silberstein, Thomas F. Wenisch, Yuval Yarom, and Raoul Stracks. 2018. Foreshadow: Extracting the Keys to the Intel SGX Kingdom with Transient Out-of-Order Execution. In USENIX Security Symposium. USENIX, Baltimore, 991--1008."},{"key":"e_1_3_2_1_63_1","volume-title":"Proceedings of the 27th USENIX Security Symposium. USENIX","author":"van Schaik Stephan","year":"2018","unstructured":"Stephan van Schaik , Cristiano Giuffrida , Herbert Bos , and Kaveh Razavi . 2018 . Malicious Management Unit: Why Stopping Cache Attacks in Software is Harder Than You Think . In Proceedings of the 27th USENIX Security Symposium. USENIX , Baltimore, MD, US, 937--954. Stephan van Schaik, Cristiano Giuffrida, Herbert Bos, and Kaveh Razavi. 2018. Malicious Management Unit: Why Stopping Cache Attacks in Software is Harder Than You Think. In Proceedings of the 27th USENIX Security Symposium. USENIX, Baltimore, MD, US, 937--954."},{"key":"e_1_3_2_1_64_1","unstructured":"Vish Viswanathan. 2014. Disclosure of H\/W Prefetcher Control on some Intel Processors. https:\/\/software.intel.com\/en-us\/articles\/disclosure-of-hw-prefetcher-control-on-some-intel-processors  Vish Viswanathan. 2014. Disclosure of H\/W Prefetcher Control on some Intel Processors. https:\/\/software.intel.com\/en-us\/articles\/disclosure-of-hw-prefetcher-control-on-some-intel-processors"},{"key":"e_1_3_2_1_65_1","unstructured":"VMware Knowledge Base. 2014. Security Considerations and Disallowing inter-Virtual Machine Transparent Page Sharing. VMware Knowledge Base 2080735 http:\/\/kb.vmware.com\/selfservice\/microsites\/search.do?language=en_US&cmd=displayKC&externalId=2080735.  VMware Knowledge Base. 2014. Security Considerations and Disallowing inter-Virtual Machine Transparent Page Sharing. VMware Knowledge Base 2080735 http:\/\/kb.vmware.com\/selfservice\/microsites\/search.do?language=en_US&cmd=displayKC&externalId=2080735."},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.5555\/1060289.1060307"},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.24"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250723"},{"key":"e_1_3_2_1_69_1","volume-title":"Marina Minkin, Daniel Genkin, Baris Kasikci, Frank Piessens, Mark Silberstein, Raoul Strackx, Thomas F. Wenisch, and Yuval Yarom.","author":"Weisse Ofir","year":"2018","unstructured":"Ofir Weisse , Jo Van Bulck , Marina Minkin, Daniel Genkin, Baris Kasikci, Frank Piessens, Mark Silberstein, Raoul Strackx, Thomas F. Wenisch, and Yuval Yarom. 2018 . Foreshadow-NG: Breaking the Virtual Memory Abstraction with Transient Out-of-Order Execution . https:\/\/foreshadowattack.eu\/foreshadow-NG.pdf. Ofir Weisse, Jo Van Bulck, Marina Minkin, Daniel Genkin, Baris Kasikci, Frank Piessens, Mark Silberstein, Raoul Strackx, Thomas F. Wenisch, and Yuval Yarom. 2018. Foreshadow-NG: Breaking the Virtual Memory Abstraction with Transient Out-of-Order Execution. https:\/\/foreshadowattack.eu\/foreshadow-NG.pdf."},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/223982.223990"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/RISP.1991.130767"},{"key":"e_1_3_2_1_72_1","volume-title":"Proceedings of the 21st USENIX Security Symposium. USENIX","author":"Wu Zhenyu","year":"2012","unstructured":"Zhenyu Wu , Zhang Xu , and Haining Wang . 2012 . Whispers in the Hyper-space: High-speed Covert Channel Attacks in the Cloud . In Proceedings of the 21st USENIX Security Symposium. USENIX , Bellevue, WA, US, 159--173. Zhenyu Wu, Zhang Xu, and Haining Wang. 2012. Whispers in the Hyper-space: High-speed Covert Channel Attacks in the Cloud. In Proceedings of the 21st USENIX Security Symposium. USENIX, Bellevue, WA, US, 159--173."},{"key":"e_1_3_2_1_73_1","volume-title":"Mastik: A Micro-Architectural Side-Channel Toolkit","author":"Yarom Yuval","year":"2017","unstructured":"Yuval Yarom . 2017 . Mastik: A Micro-Architectural Side-Channel Toolkit . http:\/\/cs.adelaide.edu.au\/~yval\/Mastik\/Mastik.pdf. Yuval Yarom. 2017. Mastik: A Micro-Architectural Side-Channel Toolkit. http:\/\/cs.adelaide.edu.au\/~yval\/Mastik\/Mastik.pdf."},{"key":"e_1_3_2_1_74_1","volume-title":"Proceedings of the 23rd USENIX Security Symposium. USENIX","author":"Yarom Yuval","year":"2014","unstructured":"Yuval Yarom and Katrina Falkner . 2014 . Flush+Reload: a High Resolution, Low Noise, L3 Cache Side-Channel Attack . In Proceedings of the 23rd USENIX Security Symposium. USENIX , San Diego, CA, US, 719--732. Yuval Yarom and Katrina Falkner. 2014. Flush+Reload: a High Resolution, Low Noise, L3 Cache Side-Channel Attack. In Proceedings of the 23rd USENIX Security Symposium. USENIX, San Diego, CA, US, 719--732."},{"key":"e_1_3_2_1_75_1","unstructured":"Yuval Yarom Qian Ge Fangfei Liu Ruby B. Lee and Gernot Heiser. 2015. Mapping the Intel Last-Level Cache. http:\/\/eprint.iacr.org\/.  Yuval Yarom Qian Ge Fangfei Liu Ruby B. Lee and Gernot Heiser. 2015. Mapping the Intel Last-Level Cache. http:\/\/eprint.iacr.org\/."},{"key":"e_1_3_2_1_76_1","volume-title":"CacheBleed: A Timing Attack on OpenSSL Constant Time RSA. In Conference on Cryptographic Hardware and Embedded Systems 2016 (CHES","author":"Yarom Yuval","year":"2016","unstructured":"Yuval Yarom , Daniel Genkin , and Nadia Heninger . 2016 . CacheBleed: A Timing Attack on OpenSSL Constant Time RSA. In Conference on Cryptographic Hardware and Embedded Systems 2016 (CHES 2016). Springer, Santa Barbara, CA, US, 346--367. Yuval Yarom, Daniel Genkin, and Nadia Heninger. 2016. CacheBleed: A Timing Attack on OpenSSL Constant Time RSA. In Conference on Cryptographic Hardware and Embedded Systems 2016 (CHES 2016). Springer, Santa Barbara, CA, US, 346--367."},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1109\/RTAS.2013.6531079"},{"key":"e_1_3_2_1_78_1","volume-title":"USENIX Symposium on Operating Systems Design and Implementation. USENIX","author":"Zellweger Gerd","year":"2014","unstructured":"Gerd Zellweger , Simon Gerber , Kornilios Kourtis , and Timothy Roscoe . 2014 . Decoupling Cores, Kernels, and Operating Systems . In USENIX Symposium on Operating Systems Design and Implementation. USENIX , Broomfield, CO, US, 17--31. Gerd Zellweger, Simon Gerber, Kornilios Kourtis, and Timothy Roscoe. 2014. Decoupling Cores, Kernels, and Operating Systems. In USENIX Symposium on Operating Systems Design and Implementation. USENIX, Broomfield, CO, US, 17--31."},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1145\/2382196.2382230"}],"event":{"name":"EuroSys '19: Fourteenth EuroSys Conference 2019","location":"Dresden Germany","acronym":"EuroSys '19","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems"]},"container-title":["Proceedings of the Fourteenth EuroSys Conference 2019"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3302424.3303976","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3302424.3303976","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:01:49Z","timestamp":1750208509000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3302424.3303976"}},"subtitle":["The Missing OS Abstraction"],"short-title":[],"issued":{"date-parts":[[2019,3,25]]},"references-count":79,"alternative-id":["10.1145\/3302424.3303976","10.1145\/3302424"],"URL":"https:\/\/doi.org\/10.1145\/3302424.3303976","relation":{},"subject":[],"published":{"date-parts":[[2019,3,25]]},"assertion":[{"value":"2019-03-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}