{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,6]],"date-time":"2026-06-06T01:12:20Z","timestamp":1780708340470,"version":"3.54.1"},"publisher-location":"New York, NY, USA","reference-count":86,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,3,25]],"date-time":"2019-03-25T00:00:00Z","timestamp":1553472000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100010663","name":"H2020 European Research Council","doi-asserted-by":"publisher","award":["770889"],"award-info":[{"award-number":["770889"]}],"id":[{"id":"10.13039\/100010663","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100001729","name":"Stiftelsen f\u00f6r Strategisk Forskning","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001729","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100004063","name":"Knut och Alice Wallenbergs Stiftelse","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100004063","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,3,25]]},"DOI":"10.1145\/3302424.3303977","type":"proceedings-article","created":{"date-parts":[[2019,3,22]],"date-time":"2019-03-22T13:10:03Z","timestamp":1553260203000},"page":"1-17","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":60,"title":["Make the Most out of Last Level Cache in Intel Processors"],"prefix":"10.1145","author":[{"given":"Alireza","family":"Farshin","sequence":"first","affiliation":[{"name":"KTH Royal Institute of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Amir","family":"Roozbeh","sequence":"additional","affiliation":[{"name":"KTH Royal Institute of Technology, Ericsson Research"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"suffix":"Jr.","given":"Gerald Q.","family":"Maguire","sequence":"additional","affiliation":[{"name":"KTH Royal Institute of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dejan","family":"Kosti\u0107","sequence":"additional","affiliation":[{"name":"KTH Royal Institute of Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"320","published-online":{"date-parts":[[2019,3,25]]},"reference":[{"key":"e_1_3_2_1_1_1","first-page":"690","article-title":"Systematic Reverse Engineering of Cache Slice Selection in Intel Processors","volume":"2015","author":"Apecechea Gorka Irazoqui","year":"2015","unstructured":"Gorka Irazoqui Apecechea , Thomas Eisenbarth , and Berk Sunar . 2015 . Systematic Reverse Engineering of Cache Slice Selection in Intel Processors . IACR Cryptology ePrint Archive 2015 (2015), 690 . Gorka Irazoqui Apecechea, Thomas Eisenbarth, and Berk Sunar. 2015. Systematic Reverse Engineering of Cache Slice Selection in Intel Processors. IACR Cryptology ePrint Archive 2015 (2015), 690.","journal-title":"IACR Cryptology ePrint Archive"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/2254756.2254766"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5555\/2772722.2772727"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3015146"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.future.2017.06.001"},{"key":"e_1_3_2_1_6_1","volume-title":"Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques. 213--224","author":"Beckmann N.","unstructured":"N. Beckmann and D. Sanchez . 2013. Jigsaw: Scalable software-defined caches . In Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques. 213--224 . N. Beckmann and D. Sanchez. 2013. Jigsaw: Scalable software-defined caches. In Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques. 213--224."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"crossref","unstructured":"Uday Bondhugula Muthu Baskaran Sriram Krishnamoorthy J. Ramanujam Atanas Rountev and P. Sadayappan. 2008. Automatic Transformations for Communication-Minimized Parallelization and Locality Optimization in the Polyhedral Model. In Compiler Construction Laurie Hendren (Ed.). Springer Berlin Heidelberg Berlin Heidelberg 132--146.   Uday Bondhugula Muthu Baskaran Sriram Krishnamoorthy J. Ramanujam Atanas Rountev and P. Sadayappan. 2008. Automatic Transformations for Communication-Minimized Parallelization and Locality Optimization in the Polyhedral Model. In Compiler Construction Laurie Hendren (Ed.). Springer Berlin Heidelberg Berlin Heidelberg 132--146.","DOI":"10.1007\/978-3-540-78791-4_9"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2785989.2785992"},{"key":"e_1_3_2_1_9_1","volume-title":"2016 Conference on Lasers and Electro-Optics (CLEO). 1--2.","author":"Chakravarty A.","unstructured":"A. Chakravarty , K. Schmidtke , S. Giridharan , J. Huang , and V. Zeng . 2016. 100G CWDM4 SMF optical interconnects for facebook data centers . In 2016 Conference on Lasers and Electro-Optics (CLEO). 1--2. A. Chakravarty, K. Schmidtke, S. Giridharan, J. Huang, and V. Zeng. 2016. 100G CWDM4 SMF optical interconnects for facebook data centers. In 2016 Conference on Lasers and Electro-Optics (CLEO). 1--2."},{"key":"e_1_3_2_1_10_1","volume-title":"Proceedings. 36th Annual IEEE\/ACM International Symposium on Microarchitecture","author":"Chishti Z.","year":"2003","unstructured":"Z. Chishti , M. D. Powell , and T. N. Vijaykumar . 2003. Distance associativity for high-performance energy-efficient non-uniform cache architectures . In Proceedings. 36th Annual IEEE\/ACM International Symposium on Microarchitecture , 2003 . MICRO-36. 55--66. Z. Chishti, M. D. Powell, and T. N. Vijaykumar. 2003. Distance associativity for high-performance energy-efficient non-uniform cache architectures. In Proceedings. 36th Annual IEEE\/ACM International Symposium on Microarchitecture, 2003. MICRO-36. 55--66."},{"key":"e_1_3_2_1_11_1","volume-title":"2008 IEEE International Conference on Computer Design. 164--169","author":"Chou Chen-Ling","unstructured":"Chen-Ling Chou and R. Marculescu . 2008. Contention-aware application mapping for Network-on-Chip communication architectures . In 2008 IEEE International Conference on Computer Design. 164--169 . Chen-Ling Chou and R. Marculescu. 2008. Contention-aware application mapping for Network-on-Chip communication architectures. In 2008 IEEE International Conference on Computer Design. 164--169."},{"key":"e_1_3_2_1_12_1","volume-title":"Intel 64 and IA-32 architectures optimization reference manual. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/64-ia-32-architectures-optimization-manual.pdf. (2016). Online","author":"Coorporation Intel","year":"2018","unstructured":"Intel Coorporation . 2016. Intel 64 and IA-32 architectures optimization reference manual. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/64-ia-32-architectures-optimization-manual.pdf. (2016). Online ; accessed 5 May 2018 . Intel Coorporation. 2016. Intel 64 and IA-32 architectures optimization reference manual. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/manuals\/64-ia-32-architectures-optimization-manual.pdf. (2016). Online; accessed 5 May 2018."},{"key":"e_1_3_2_1_13_1","volume-title":"Intel Announces Skylake-X: Bringing 18-Core HCC Silicon to Consumers for $1999. https:\/\/bit.ly\/2WpZZYx. (May","author":"Cutress Ian","year":"2017","unstructured":"Ian Cutress . 2017. Intel Announces Skylake-X: Bringing 18-Core HCC Silicon to Consumers for $1999. https:\/\/bit.ly\/2WpZZYx. (May 2017 ). Online ; accessed 2019-01-10. Ian Cutress. 2017. Intel Announces Skylake-X: Bringing 18-Core HCC Silicon to Consumers for $1999. https:\/\/bit.ly\/2WpZZYx. (May 2017). Online; accessed 2019-01-10."},{"key":"e_1_3_2_1_14_1","volume-title":"The Intel Skylake-X Review: Core i9 7900X, i7 7820X and i7 7800X Tested. https:\/\/www.anandtech.com\/show\/11550\/the-intel-skylakex-review-core-i9-7900x-i7-7820x-and-i7-7800x-tested\/4. (June","author":"Cutress Ian","year":"2017","unstructured":"Ian Cutress . 2017. The Intel Skylake-X Review: Core i9 7900X, i7 7820X and i7 7800X Tested. https:\/\/www.anandtech.com\/show\/11550\/the-intel-skylakex-review-core-i9-7900x-i7-7820x-and-i7-7800x-tested\/4. (June 2017 ). Online ; accessed 2019-01-10. Ian Cutress. 2017. The Intel Skylake-X Review: Core i9 7900X, i7 7820X and i7 7800X Tested. https:\/\/www.anandtech.com\/show\/11550\/the-intel-skylakex-review-core-i9-7900x-i7-7820x-and-i7-7800x-tested\/4. (June 2017). Online; accessed 2019-01-10."},{"key":"e_1_3_2_1_15_1","volume-title":"https:\/\/dpdk.org. (2018). Online","author":"Development Data Plane","year":"2018","unstructured":"Data Plane Development Kit (DPDK). 2018. https:\/\/dpdk.org. (2018). Online ; accessed 2018 -06-15. Data Plane Development Kit (DPDK). 2018. https:\/\/dpdk.org. (2018). Online; accessed 2018-06-15."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629578"},{"key":"e_1_3_2_1_17_1","volume-title":"KPart: A Hybrid Cache Partitioning-Sharing Technique for Commodity Multicores. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA). 104--117","author":"El-Sayed N.","unstructured":"N. El-Sayed , A. Mukkara , P. A. Tsai , H. Kasture , X. Ma , and D. Sanchez . 2018 . KPart: A Hybrid Cache Partitioning-Sharing Technique for Commodity Multicores. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA). 104--117 . N. El-Sayed, A. Mukkara, P. A. Tsai, H. Kasture, X. Ma, and D. Sanchez. 2018. KPart: A Hybrid Cache Partitioning-Sharing Technique for Commodity Multicores. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA). 104--117."},{"key":"e_1_3_2_1_18_1","unstructured":"eXpress Data Path (XDP). 2016. https:\/\/www.iovisor.org\/technology\/xdp. (2016).  eXpress Data Path (XDP). 2016. https:\/\/www.iovisor.org\/technology\/xdp. (2016)."},{"key":"e_1_3_2_1_19_1","volume-title":"2018 10th International Conference on Communication Systems Networks (COMSNETS). 1--8.","author":"Gallenm\u00fcller S.","unstructured":"S. Gallenm\u00fcller , D. Scholz , F. Wohlfart , Q. Scheitle , P. Emmerich , and G. Carle . 2018. High-performance packet processing and measurements . In 2018 10th International Conference on Communication Systems Networks (COMSNETS). 1--8. S. Gallenm\u00fcller, D. Scholz, F. Wohlfart, Q. Scheitle, P. Emmerich, and G. Carle. 2018. High-performance packet processing and measurements. In 2018 10th International Conference on Communication Systems Networks (COMSNETS). 1--8."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/191839.191886"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1851275.1851207"},{"key":"e_1_3_2_1_22_1","volume-title":"Presented as part of the 10th USENIX Symposium on Operating Systems Design and Implementation (OSDI 12)","author":"Han Sangjin","unstructured":"Sangjin Han , Scott Marshall , Byung-Gon Chun , and Sylvia Ratnasamy . 2012. MegaPipe: A New Programming Interface for Scalable Network I\/O . In Presented as part of the 10th USENIX Symposium on Operating Systems Design and Implementation (OSDI 12) . USENIX , Hollywood, CA , 135--148. https:\/\/www.usenix.org\/conference\/osdi12\/technical-sessions\/presentation\/han Sangjin Han, Scott Marshall, Byung-Gon Chun, and Sylvia Ratnasamy. 2012. MegaPipe: A New Programming Interface for Scalable Network I\/O. In Presented as part of the 10th USENIX Symposium on Operating Systems Design and Implementation (OSDI 12). USENIX, Hollywood, CA, 135--148. https:\/\/www.usenix.org\/conference\/osdi12\/technical-sessions\/presentation\/han"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555779"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2011.11"},{"key":"e_1_3_2_1_25_1","volume-title":"http:\/\/fivelinesofcode.blogspot.se\/2014\/03\/how-to-translate-virtual-to-physical.html. (2014). Online","author":"How","year":"2018","unstructured":"How to translate virtual to physical addresses through \/proc\/pid\/pagemap. 2014. http:\/\/fivelinesofcode.blogspot.se\/2014\/03\/how-to-translate-virtual-to-physical.html. (2014). Online ; accessed 5 May 2018 . How to translate virtual to physical addresses through \/proc\/pid\/pagemap. 2014. http:\/\/fivelinesofcode.blogspot.se\/2014\/03\/how-to-translate-virtual-to-physical.html. (2014). Online; accessed 5 May 2018."},{"key":"e_1_3_2_1_26_1","volume-title":"Introduction to Receive Side Scaling. https:\/\/docs.microsoft.com\/en-us\/windows-hardware\/drivers\/network\/introduction-to-receive-side-scaling. (20 04","author":"Hudek Ted","year":"2017","unstructured":"Ted Hudek . 2017. Introduction to Receive Side Scaling. https:\/\/docs.microsoft.com\/en-us\/windows-hardware\/drivers\/network\/introduction-to-receive-side-scaling. (20 04 2017 ). Online ; accessed 2018-06-09. Ted Hudek. 2017. Introduction to Receive Side Scaling. https:\/\/docs.microsoft.com\/en-us\/windows-hardware\/drivers\/network\/introduction-to-receive-side-scaling. (20 04 2017). Online; accessed 2018-06-09."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2013.23"},{"key":"e_1_3_2_1_28_1","unstructured":"Intel. 2017. Intel Xeon Processor Scalable Memory Family Uncore Performance Monitoring. https:\/\/www.intel.com\/content\/www\/us\/en\/processors\/xeon\/scalable\/xeon-scalable-uncore-performance-monitoring-manual.html. (July 2017). Online; accessed 2019-01-25.  Intel. 2017. Intel Xeon Processor Scalable Memory Family Uncore Performance Monitoring. https:\/\/www.intel.com\/content\/www\/us\/en\/processors\/xeon\/scalable\/xeon-scalable-uncore-performance-monitoring-manual.html. (July 2017). Online; accessed 2019-01-25."},{"key":"e_1_3_2_1_29_1","volume-title":"https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/white-papers\/intel-ethernet-flow-director.pdf. (2014). Online","author":"Flow Director Intel Ethernet","year":"2018","unstructured":"Intel Ethernet Flow Director and Memcached Performance . 2014. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/white-papers\/intel-ethernet-flow-director.pdf. (2014). Online ; accessed 2018 -05-22. Intel Ethernet Flow Director and Memcached Performance. 2014. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/white-papers\/intel-ethernet-flow-director.pdf. (2014). Online; accessed 2018-05-22."},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"crossref","unstructured":"M. Kandemir J. Ramanujam A. Choudhary and P. Banerjee. 1999. A Loop Transformation Algorithm Based on Explicit Data Layout Representation for Optimizing Locality. In Languages and Compilers for Parallel Computing Siddhartha Chatterjee Jan F. Prins Larry Carter Jeanne Ferrante Zhiyuan Li David Sehr and Pen-Chung Yew (Eds.). Springer Berlin Heidelberg Berlin Heidelberg 34--50.   M. Kandemir J. Ramanujam A. Choudhary and P. Banerjee. 1999. A Loop Transformation Algorithm Based on Explicit Data Layout Representation for Optimizing Locality. In Languages and Compilers for Parallel Computing Siddhartha Chatterjee Jan F. Prins Larry Carter Jeanne Ferrante Zhiyuan Li David Sehr and Pen-Chung Yew (Eds.). Springer Berlin Heidelberg Berlin Heidelberg 34--50.","DOI":"10.1007\/3-540-48319-5_3"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/2190025.2190066"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451155"},{"key":"e_1_3_2_1_33_1","volume-title":"15th USENIX Conference on Networked Systems Design and Implementation (NSDI 18)","author":"Katsikas Georgios P.","unstructured":"Georgios P. Katsikas , Tom Barbette , Dejan Kosti\u0107 , Rebecca Steinert , and Gerald Q . Maguire Jr. 2018. Metron: NFV Service Chains at the True Speed of the Underlying Hardware . In 15th USENIX Conference on Networked Systems Design and Implementation (NSDI 18) (NSDI'18). USENIX Association, Renton, WA, 171--186. https:\/\/www.usenix.org\/system\/files\/conference\/nsdi18\/nsdi18-katsikas.pdf Georgios P. Katsikas, Tom Barbette, Dejan Kosti\u0107, Rebecca Steinert, and Gerald Q. Maguire Jr. 2018. Metron: NFV Service Chains at the True Speed of the Underlying Hardware. In 15th USENIX Conference on Networked Systems Design and Implementation (NSDI 18) (NSDI'18). USENIX Association, Renton, WA, 171--186. https:\/\/www.usenix.org\/system\/files\/conference\/nsdi18\/nsdi18-katsikas.pdf"},{"key":"e_1_3_2_1_34_1","volume-title":"SNF: synthesizing high performance NFV service chains. PeerJ Computer Science 2 (Nov","author":"Katsikas Georgios P.","year":"2016","unstructured":"Georgios P. Katsikas , Marcel Enguehard , Maciej Ku\u017aniar , Gerald Q. Maguire Jr , and Dejan Kosti\u0107 . 2016. SNF: synthesizing high performance NFV service chains. PeerJ Computer Science 2 (Nov . 2016 ), e98. Georgios P. Katsikas, Marcel Enguehard, Maciej Ku\u017aniar, Gerald Q. Maguire Jr, and Dejan Kosti\u0107. 2016. SNF: synthesizing high performance NFV service chains. PeerJ Computer Science 2 (Nov. 2016), e98."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/605432.605420"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2013.19"},{"key":"e_1_3_2_1_37_1","volume-title":"11th USENIX Symposium on Networked Systems Design and Implementation (NSDI 14)","author":"Lim Hyeontaek","year":"2014","unstructured":"Hyeontaek Lim , Dongsu Han , David G. Andersen , and Michael Kaminsky . 2014 . MICA: A Holistic Approach to Fast In-Memory Key-Value Storage . In 11th USENIX Symposium on Networked Systems Design and Implementation (NSDI 14) . USENIX Association, Seattle, WA, 429--444. https:\/\/www.usenix.org\/conference\/nsdi14\/technical-sessions\/presentation\/lim Hyeontaek Lim, Dongsu Han, David G. Andersen, and Michael Kaminsky. 2014. MICA: A Holistic Approach to Fast In-Memory Key-Value Storage. In 11th USENIX Symposium on Networked Systems Design and Implementation (NSDI 14). USENIX Association, Seattle, WA, 429--444. https:\/\/www.usenix.org\/conference\/nsdi14\/technical-sessions\/presentation\/lim"},{"key":"e_1_3_2_1_38_1","volume-title":"2008 IEEE 14th International Symposium on High Performance Computer Architecture. 367--378","author":"Lin Jiang","unstructured":"Jiang Lin , Qingda Lu , Xiaoning Ding , Zhao Zhang , Xiaodong Zhang , and P. Sadayappan . 2008. Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems . In 2008 IEEE 14th International Symposium on High Performance Computer Architecture. 367--378 . Jiang Lin, Qingda Lu, Xiaoning Ding, Zhao Zhang, Xiaodong Zhang, and P. Sadayappan. 2008. Gaining insights into multicore cache partitioning: Bridging the gap between simulation and real systems. In 2008 IEEE 14th International Symposium on High Performance Computer Architecture. 367--378."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2462813"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.36"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-26362-5_3"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/977091.977115"},{"key":"e_1_3_2_1_44_1","volume-title":"Mellanox DPDK - Quick Start Guide","unstructured":"Mellanox. 2017. Mellanox DPDK - Quick Start Guide . http:\/\/www.mellanox.com\/related-docs\/prod_software\/MLNX_DPDK_Quick_Start_Guide_v16.11_1.5.pdf. (2017). Online; accessed 2019-01-10. Mellanox. 2017. Mellanox DPDK - Quick Start Guide. http:\/\/www.mellanox.com\/related-docs\/prod_software\/MLNX_DPDK_Quick_Start_Guide_v16.11_1.5.pdf. (2017). Online; accessed 2019-01-10."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"crossref","unstructured":"J. Merino V. Puente and J. A. Gregorio. 2010. ESP-NUCA: A low-cost adaptive Non-Uniform Cache Architecture. In HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture. 1--10.  J. Merino V. Puente and J. A. Gregorio. 2010. ESP-NUCA: A low-cost adaptive Non-Uniform Cache Architecture. In HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture. 1--10.","DOI":"10.1109\/HPCA.2010.5416641"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/3062394"},{"key":"e_1_3_2_1_47_1","volume-title":"Drilling Down Into The Xeon Skyalke Architecture. https:\/\/www.nextplatform.com\/2017\/08\/04\/drilling-xeon-skylake-architecture\/. (August","author":"Morgan Timothy Prickett","year":"2017","unstructured":"Timothy Prickett Morgan . 2017. Drilling Down Into The Xeon Skyalke Architecture. https:\/\/www.nextplatform.com\/2017\/08\/04\/drilling-xeon-skylake-architecture\/. (August 2017 ). Online ; accessed 2019-01-10. Timothy Prickett Morgan. 2017. Drilling Down Into The Xeon Skyalke Architecture. https:\/\/www.nextplatform.com\/2017\/08\/04\/drilling-xeon-skylake-architecture\/. (August 2017). Online; accessed 2019-01-10."},{"key":"e_1_3_2_1_48_1","volume-title":"Intel Xeon Processor Scalable Family Technical Overview. https:\/\/software.intel.com\/en-us\/articles\/intel-xeon-processor-scalable-family-technical-overview. (Sep","author":"Mulnix David","year":"2017","unstructured":"David Mulnix . 2017. Intel Xeon Processor Scalable Family Technical Overview. https:\/\/software.intel.com\/en-us\/articles\/intel-xeon-processor-scalable-family-technical-overview. (Sep 2017 ). Online ; accessed 2018-09-22. David Mulnix. 2017. Intel Xeon Processor Scalable Family Technical Overview. https:\/\/software.intel.com\/en-us\/articles\/intel-xeon-processor-scalable-family-technical-overview. (Sep 2017). Online; accessed 2018-09-22."},{"key":"e_1_3_2_1_49_1","volume-title":"What is the potential impact of PAUSE frames on a network connection? https:\/\/ntap.com\/2RpAx1Q. (Nov","year":"2017","unstructured":"NetApp. 2017. What is the potential impact of PAUSE frames on a network connection? https:\/\/ntap.com\/2RpAx1Q. (Nov 2017 ). Online ; accessed 2019-01-10. NetApp. 2017. What is the potential impact of PAUSE frames on a network connection? https:\/\/ntap.com\/2RpAx1Q. (Nov 2017). Online; accessed 2019-01-10."},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/3230543.3230560"},{"key":"e_1_3_2_1_51_1","volume-title":"Introduction to Cache Allocation Technology in the Intel Xeon Processor E5 v4 Family. https:\/\/software.intel.com\/en-us\/articles\/introduction-to-cache-allocation-technology. (Feb","author":"Nguyen Khang","year":"2016","unstructured":"Khang Nguyen . 2016. Introduction to Cache Allocation Technology in the Intel Xeon Processor E5 v4 Family. https:\/\/software.intel.com\/en-us\/articles\/introduction-to-cache-allocation-technology. (Feb 2016 ). Online ; accessed 2018-05-27. Khang Nguyen. 2016. Introduction to Cache Allocation Technology in the Intel Xeon Processor E5 v4 Family. https:\/\/software.intel.com\/en-us\/articles\/introduction-to-cache-allocation-technology. (Feb 2016). Online; accessed 2018-05-27."},{"key":"e_1_3_2_1_52_1","unstructured":"OpenOnload. 2018. http:\/\/www.openonload.org. (2018).  OpenOnload. 2018. http:\/\/www.openonload.org. (2018)."},{"key":"e_1_3_2_1_53_1","volume-title":"https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/white-papers\/data-direct-i-o-technology-overview-paper.pdf. (2012). Online","author":"Technology Overview Intel Data","year":"2018","unstructured":"Intel Data Direct I\/O Technology Overview . 2012. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/white-papers\/data-direct-i-o-technology-overview-paper.pdf. (2012). Online ; accessed 2018 -05-22. Intel Data Direct I\/O Technology Overview. 2012. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/white-papers\/data-direct-i-o-technology-overview-paper.pdf. (2012). Online; accessed 2018-05-22."},{"key":"e_1_3_2_1_54_1","volume-title":"https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/whitepapers\/ia-32-ia-64-benchmark-code-execution-paper.pdf","author":"Paoloni Gabriele","year":"2010","unstructured":"Gabriele Paoloni . 2010. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/whitepapers\/ia-32-ia-64-benchmark-code-execution-paper.pdf . Intel Corporation ( 2010 ). Online; accessed 5 May 2018. Gabriele Paoloni. 2010. https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/whitepapers\/ia-32-ia-64-benchmark-code-execution-paper.pdf. Intel Corporation (2010). Online; accessed 5 May 2018."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"e_1_3_2_1_56_1","volume-title":"2012 USENIX Annual Technical Conference (USENIX ATC 12)","author":"Rizzo Luigi","year":"2012","unstructured":"Luigi Rizzo . 2012 . netmap: A Novel Framework for Fast Packet I\/O . In 2012 USENIX Annual Technical Conference (USENIX ATC 12) . USENIX Association, Boston, MA, 101--112. https:\/\/www.usenix.org\/conference\/atc12\/technical-sessions\/presentation\/rizzo Luigi Rizzo. 2012. netmap: A Novel Framework for Fast Packet I\/O. In 2012 USENIX Annual Technical Conference (USENIX ATC 12). USENIX Association, Boston, MA, 101--112. https:\/\/www.usenix.org\/conference\/atc12\/technical-sessions\/presentation\/rizzo"},{"key":"e_1_3_2_1_57_1","first-page":"3","article-title":"Software-Defined \"Hardware","volume":"20","author":"Roozbeh A.","year":"2018","unstructured":"A. Roozbeh , J. Soares , G. Q. Maguire , F. Wuhib , C. Padala , M. Mahloo , D. Turull , V. Yadhav , and D. Kosti\u0107 . 2018 . Software-Defined \"Hardware \" Infrastructures: A Survey on Enabling Technologies and Open Research Directions. IEEE Communications Surveys Tutorials 20 , 3 (thirdquarter 2018), 2454--2485. A. Roozbeh, J. Soares, G. Q. Maguire, F. Wuhib, C. Padala, M. Mahloo, D. Turull, V. Yadhav, and D. Kosti\u0107. 2018. Software-Defined \"Hardware\" Infrastructures: A Survey on Enabling Technologies and Open Research Directions. IEEE Communications Surveys Tutorials 20, 3 (thirdquarter 2018), 2454--2485.","journal-title":"IEEE Communications Surveys Tutorials"},{"key":"e_1_3_2_1_58_1","volume-title":"42 Years of Microprocessor Trend Data. https:\/\/www.karlrupp.net\/2018\/02\/42-years-of-microprocessor-trend-data\/. (15","author":"Rupp Karl","year":"2018","unstructured":"Karl Rupp . 2018. 42 Years of Microprocessor Trend Data. https:\/\/www.karlrupp.net\/2018\/02\/42-years-of-microprocessor-trend-data\/. (15 February 2018 ). Online ; accessed 2018-06-15. Karl Rupp. 2018. 42 Years of Microprocessor Trend Data. https:\/\/www.karlrupp.net\/2018\/02\/42-years-of-microprocessor-trend-data\/. (15 February 2018). Online; accessed 2018-06-15."},{"key":"e_1_3_2_1_59_1","volume-title":"Beyond Softnet. In Proceedings of the 5th Annual Linux Showcase & Conference -","volume":"5","author":"Salim Jamal Hadi","year":"2001","unstructured":"Jamal Hadi Salim , Robert Olsson , and Alexey Kuznetsov . 2001 . Beyond Softnet. In Proceedings of the 5th Annual Linux Showcase & Conference - Volume 5 (ALS '01). USENIX Association, Berkeley, CA, USA. http:\/\/www.usenix.org\/publications\/library\/proceedings\/als01\/full_papers\/jamal\/jamal.pdf Jamal Hadi Salim, Robert Olsson, and Alexey Kuznetsov. 2001. Beyond Softnet. In Proceedings of the 5th Annual Linux Showcase & Conference - Volume 5 (ALS '01). USENIX Association, Berkeley, CA, USA. http:\/\/www.usenix.org\/publications\/library\/proceedings\/als01\/full_papers\/jamal\/jamal.pdf"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/3018113"},{"key":"e_1_3_2_1_61_1","volume-title":"L3 cache mapping on Sandy Bridge CPUs","author":"Seaborn Mark","unstructured":"Mark Seaborn . 2015. L3 cache mapping on Sandy Bridge CPUs . http:\/\/lackingrhoticity.blogspot.se\/2015\/04\/l3-cache-mapping-on-sandy-bridge-cpus.html. (2015). Online; accessed 2018-05-09. Mark Seaborn. 2015. L3 cache mapping on Sandy Bridge CPUs. http:\/\/lackingrhoticity.blogspot.se\/2015\/04\/l3-cache-mapping-on-sandy-bridge-cpus.html. (2015). Online; accessed 2018-05-09."},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.5555\/2228298.2228331"},{"key":"e_1_3_2_1_63_1","volume-title":"2017 26th International Conference on Parallel Architectures and Compilation Techniques (PACT). 194--205","author":"Selfa V.","unstructured":"V. Selfa , J. Sahuquillo , L. Eeckhout , S. Petit , and M. E. G\u00f3mez . 2017. Application Clustering Policies to Address System Fairness with Intel's Cache Allocation Technology . In 2017 26th International Conference on Parallel Architectures and Compilation Techniques (PACT). 194--205 . V. Selfa, J. Sahuquillo, L. Eeckhout, S. Petit, and M. E. G\u00f3mez. 2017. Application Clustering Policies to Address System Fairness with Intel's Cache Allocation Technology. In 2017 26th International Conference on Parallel Architectures and Compilation Techniques (PACT). 194--205."},{"key":"e_1_3_2_1_64_1","volume-title":"Proceedings of the IEEE International Conference on Parallel Architectures and Compilation Techniques (PACT). IEEE.","author":"Oliver Vicent Selfa","unstructured":"Vicent Selfa Oliver , Julio Sahuquillo , Lieven Eeckhout , Salvador Petit , and Maria E. Gomez . 2017. Application clustering policies to address system fairness with Intel's cache allocation technology . In Proceedings of the IEEE International Conference on Parallel Architectures and Compilation Techniques (PACT). IEEE. Vicent Selfa Oliver, Julio Sahuquillo, Lieven Eeckhout, Salvador Petit, and Maria E. Gomez. 2017. Application clustering policies to address system fairness with Intel's cache allocation technology. In Proceedings of the IEEE International Conference on Parallel Architectures and Compilation Techniques (PACT). IEEE."},{"key":"e_1_3_2_1_65_1","volume-title":"2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 559--572","author":"Shahab A.","unstructured":"A. Shahab , M. Zhu , A. Margaritov , and B. Grot . 2018. Farewell My Shared LLC! A Case for Private Die-Stacked DRAM Caches for Servers . In 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 559--572 . A. Shahab, M. Zhu, A. Margaritov, and B. Grot. 2018. Farewell My Shared LLC! A Case for Private Die-Stacked DRAM Caches for Servers. In 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). 559--572."},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305189"},{"key":"e_1_3_2_1_67_1","volume-title":"Hardware-Level Performance Analysis of Platform I\/O. https:\/\/dpdkprcsummit2018.sched.com\/event\/EsPa\/hardware-level-performance-analysis-of-platform-io. (June","author":"Sudarikov Roman","year":"2018","unstructured":"Roman Sudarikov and Patrick Lu. 2018. Hardware-Level Performance Analysis of Platform I\/O. https:\/\/dpdkprcsummit2018.sched.com\/event\/EsPa\/hardware-level-performance-analysis-of-platform-io. (June 2018 ), 7 pages. Online ; accessed 2019-01-10. Roman Sudarikov and Patrick Lu. 2018. Hardware-Level Performance Analysis of Platform I\/O. https:\/\/dpdkprcsummit2018.sched.com\/event\/EsPa\/hardware-level-performance-analysis-of-platform-io. (June 2018), 7 pages. Online; accessed 2019-01-10."},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/3098822.3098826"},{"key":"e_1_3_2_1_69_1","volume-title":"Understanding write-through, write-around and write-back caching (with Python). https:\/\/bit.ly\/2CUMaIE. (20","author":"Tajbakhsh Shahriar","year":"2017","unstructured":"Shahriar Tajbakhsh . 2017. Understanding write-through, write-around and write-back caching (with Python). https:\/\/bit.ly\/2CUMaIE. (20 August 2017 ). Online ; accessed 2018-06-5. Shahriar Tajbakhsh. 2017. Understanding write-through, write-around and write-back caching (with Python). https:\/\/bit.ly\/2CUMaIE. (20 August 2017). Online; accessed 2018-06-5."},{"key":"e_1_3_2_1_70_1","volume-title":"ResQ: Enabling SLOs in Network Function Virtualization. In 15th USENIX Symposium on Networked Systems Design and Implementation (NSDI 18)","author":"Tootoonchian Amin","year":"2018","unstructured":"Amin Tootoonchian , Aurojit Panda , Chang Lan , Melvin Walls , Katerina Argyraki , Sylvia Ratnasamy , and Scott Shenker . 2018 . ResQ: Enabling SLOs in Network Function Virtualization. In 15th USENIX Symposium on Networked Systems Design and Implementation (NSDI 18) . USENIX Association, Renton, WA, 283--297. https:\/\/www.usenix.org\/conference\/nsdi18\/presentation\/tootoonchian Amin Tootoonchian, Aurojit Panda, Chang Lan, Melvin Walls, Katerina Argyraki, Sylvia Ratnasamy, and Scott Shenker. 2018. ResQ: Enabling SLOs in Network Function Virtualization. In 15th USENIX Symposium on Networked Systems Design and Implementation (NSDI 18). USENIX Association, Renton, WA, 283--297. https:\/\/www.usenix.org\/conference\/nsdi18\/presentation\/tootoonchian"},{"key":"e_1_3_2_1_71_1","unstructured":"Shane Tully. 2014. Translating Virtual Addresses to Physical Addresses in User Space. http:\/\/shanetully.com\/2014\/12\/translating-virtual-addresses-to-physcial-addresses-in-user-space\/. (2014). Online; accessed 5 May 2018.  Shane Tully. 2014. Translating Virtual Addresses to Physical Addresses in User Space. http:\/\/shanetully.com\/2014\/12\/translating-virtual-addresses-to-physcial-addresses-in-user-space\/. (2014). Online; accessed 5 May 2018."},{"key":"e_1_3_2_1_72_1","volume-title":"Cache Allocation Technology: A Telco's NFV Noisy Neighbor Experiments. https:\/\/software.intel.com\/en-us\/articles\/cache-allocation-technology-telco-nfv-noisy-neighbor-experiments. (Aug","author":"Veitch Paul","year":"2017","unstructured":"Paul Veitch . 2017. Cache Allocation Technology: A Telco's NFV Noisy Neighbor Experiments. https:\/\/software.intel.com\/en-us\/articles\/cache-allocation-technology-telco-nfv-noisy-neighbor-experiments. (Aug 2017 ). Online ; accessed 2019-01-10. Paul Veitch. 2017. Cache Allocation Technology: A Telco's NFV Noisy Neighbor Experiments. https:\/\/software.intel.com\/en-us\/articles\/cache-allocation-technology-telco-nfv-noisy-neighbor-experiments. (Aug 2017). Online; accessed 2019-01-10."},{"key":"e_1_3_2_1_73_1","volume-title":"2017 IEEE Conference on Network Softwarization (NetSoft). 1--5.","author":"Veitch P.","unstructured":"P. Veitch , E. Curley , and T. Kantecki . 2017. Performance evaluation of cache allocation technology for NFV noisy neighbor mitigation . In 2017 IEEE Conference on Network Softwarization (NetSoft). 1--5. P. Veitch, E. Curley, and T. Kantecki. 2017. Performance evaluation of cache allocation technology for NFV noisy neighbor mitigation. In 2017 IEEE Conference on Network Softwarization (NetSoft). 1--5."},{"key":"e_1_3_2_1_74_1","volume-title":"Disclosure of h\/w prefetcher control on some intel processors. https:\/\/software.intel.com\/en-us\/articles\/disclosure-of-hw-prefetcher-control-onsome-intel-processors. (2014). Online","author":"Viswanathan Vish","year":"2018","unstructured":"Vish Viswanathan . 2014. Disclosure of h\/w prefetcher control on some intel processors. https:\/\/software.intel.com\/en-us\/articles\/disclosure-of-hw-prefetcher-control-onsome-intel-processors. (2014). Online ; accessed 5 May 2018 . Vish Viswanathan. 2014. Disclosure of h\/w prefetcher control on some intel processors. https:\/\/software.intel.com\/en-us\/articles\/disclosure-of-hw-prefetcher-control-onsome-intel-processors. (2014). Online; accessed 5 May 2018."},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.46"},{"key":"e_1_3_2_1_76_1","volume-title":"SWAP: Effective Fine-Grain Management of Shared Last-Level Caches with Minimum Hardware Support. In 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). 121--132","author":"Wang X.","unstructured":"X. Wang , S. Chen , J. Setter , and J. F. Martinez . 2017 . SWAP: Effective Fine-Grain Management of Shared Last-Level Caches with Minimum Hardware Support. In 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). 121--132 . X. Wang, S. Chen, J. Setter, and J. F. Martinez. 2017. SWAP: Effective Fine-Grain Management of Shared Last-Level Caches with Minimum Hardware Support. In 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA). 121--132."},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2862633"},{"key":"e_1_3_2_1_78_1","volume-title":"d.}. Skylake (server) - Microarchitectures - Intel. https:\/\/en.wikichip.org\/wiki\/intel\/microarchitectures\/skylake_(server). ({n. d.}). Online","year":"2019","unstructured":"WikiChip. {n. d.}. Skylake (server) - Microarchitectures - Intel. https:\/\/en.wikichip.org\/wiki\/intel\/microarchitectures\/skylake_(server). ({n. d.}). Online ; accessed 2019 -01-10. WikiChip. {n. d.}. Skylake (server) - Microarchitectures - Intel. https:\/\/en.wikichip.org\/wiki\/intel\/microarchitectures\/skylake_(server). ({n. d.}). Online; accessed 2019-01-10."},{"key":"e_1_3_2_1_79_1","volume-title":"http:\/\/fast.dpdk.org\/doc\/perf\/DPDK_17_05_Mellanox_NIC_performance_report.pdf. Mellanox Technologies","author":"C's Performance Mellanox","year":"2017","unstructured":"Mellanox NI C's Performance Report with DPDK 17.05. 2017. http:\/\/fast.dpdk.org\/doc\/perf\/DPDK_17_05_Mellanox_NIC_performance_report.pdf. Mellanox Technologies ( 2017 ). Online ; accessed 5 May 2018. Mellanox NIC's Performance Report with DPDK 17.05. 2017. http:\/\/fast.dpdk.org\/doc\/perf\/DPDK_17_05_Mellanox_NIC_performance_report.pdf. Mellanox Technologies (2017). Online; accessed 5 May 2018."},{"key":"e_1_3_2_1_80_1","unstructured":"Henry Wong. 2013. Intel Ivy Bridge Cache Replacement Policy. http:\/\/blog.stuffedcow.net\/2013\/01\/ivb-cache-replacement. (jan 2013).  Henry Wong. 2013. Intel Ivy Bridge Cache Replacement Policy. http:\/\/blog.stuffedcow.net\/2013\/01\/ivb-cache-replacement. (jan 2013)."},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1145\/3190508.3190511"},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1145\/3190508.3190555"},{"key":"e_1_3_2_1_83_1","volume-title":"2017 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). 211--222","author":"Xu M.","unstructured":"M. Xu , L. Thi , X. Phan , H. Y. Choi , and I. Lee . 2017. vCAT: Dynamic Cache Management Using CAT Virtualization . In 2017 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). 211--222 . M. Xu, L. Thi, X. Phan, H. Y. Choi, and I. Lee. 2017. vCAT: Dynamic Cache Management Using CAT Virtualization. In 2017 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). 211--222."},{"key":"e_1_3_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628104"},{"key":"e_1_3_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1145\/2940147.2940155"},{"key":"e_1_3_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155677"}],"event":{"name":"EuroSys '19: Fourteenth EuroSys Conference 2019","location":"Dresden Germany","acronym":"EuroSys '19","sponsor":["SIGOPS ACM Special Interest Group on Operating Systems"]},"container-title":["Proceedings of the Fourteenth EuroSys Conference 2019"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3302424.3303977","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3302424.3303977","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T01:01:49Z","timestamp":1750208509000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3302424.3303977"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,3,25]]},"references-count":86,"alternative-id":["10.1145\/3302424.3303977","10.1145\/3302424"],"URL":"https:\/\/doi.org\/10.1145\/3302424.3303977","relation":{},"subject":[],"published":{"date-parts":[[2019,3,25]]},"assertion":[{"value":"2019-03-25","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}