{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T16:31:19Z","timestamp":1756312279893,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":44,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,2,17]],"date-time":"2019-02-17T00:00:00Z","timestamp":1550361600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,2,17]]},"DOI":"10.1145\/3303084.3309492","type":"proceedings-article","created":{"date-parts":[[2019,2,19]],"date-time":"2019-02-19T20:59:18Z","timestamp":1550609958000},"page":"51-60","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Deciphering Predictive Schedulers for Heterogeneous-ISA Multicore Architectures"],"prefix":"10.1145","author":[{"given":"Andreas","family":"Prodromou","sequence":"first","affiliation":[{"name":"UC San Diego"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ashish","family":"Venkat","sequence":"additional","affiliation":[{"name":"University of Virginia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dean M.","family":"Tullsen","sequence":"additional","affiliation":[{"name":"UC San Diego"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,2,17]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"NVidia","author":"The Benefits CPU","year":"2010","unstructured":"The Benefits of Multiple CPU Cores in Mobile Devices. Tech. rep ., NVidia , 2010 . The Benefits of Multiple CPU Cores in Mobile Devices. Tech. rep., NVidia, 2010."},{"key":"e_1_3_2_1_2_1","volume-title":"NVidia","author":"Variable A","year":"2011","unstructured":"Variable SMP \u00e2\u0102\u015e A Multi-Core CPU Architecture for Low Power and High Performance. Tech. rep ., NVidia , 2011 . Variable SMP \u00e2\u0102\u015e A Multi-Core CPU Architecture for Low Power and High Performance. Tech. rep., NVidia, 2011."},{"key":"e_1_3_2_1_3_1","volume-title":"Qualcomm","author":"Qualcomm","year":"2014","unstructured":"Qualcomm snapdragon 810 processor : The ultimate connected mobile computing processor. Tech. rep ., Qualcomm , 2014 . Qualcomm snapdragon 810 processor: The ultimate connected mobile computing processor. Tech. rep., Qualcomm, 2014."},{"key":"e_1_3_2_1_4_1","unstructured":"Apple 2017: The iphone x (ten) announced.  Apple 2017: The iphone x (ten) announced."},{"key":"e_1_3_2_1_5_1","unstructured":"Akram A. A study on the impact of instruction set architectures on processor performance.  Akram A. A study on the impact of instruction set architectures on processor performance."},{"key":"e_1_3_2_1_6_1","unstructured":"Akram A. and Sawalha L. The impact of isas on performance. In WDD'14.  Akram A. and Sawalha L. The impact of isas on performance. In WDD'14."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830780"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2014.30"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037738"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2741948.2741962"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/2883591.2883605"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1010933404324"},{"key":"e_1_3_2_1_13_1","volume-title":"Third Workshop on Unique Chips and Systems, ISPASS2007","author":"Chen J.","year":"2007","unstructured":"Chen , J. , Nayyar , N. , and John , L. K . Mapping of applications to heterogeneous multi-cores based on micro-architecture independent characteristics . In Third Workshop on Unique Chips and Systems, ISPASS2007 . April 2007 (2017). Chen, J., Nayyar, N., and John, L. K. Mapping of applications to heterogeneous multi-cores based on micro-architecture independent characteristics. In Third Workshop on Unique Chips and Systems, ISPASS2007. April 2007 (2017)."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.41"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6169046"},{"key":"e_1_3_2_1_16_1","unstructured":"Corporation D. E. Alpha architecture reference manual.  Corporation D. E. Alpha architecture reference manual."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337184"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151004"},{"key":"e_1_3_2_1_19_1","volume-title":"little processing with arm cortex-a15 & cortex-a7. ARM White paper","author":"Greenhalgh P.","year":"2011","unstructured":"Greenhalgh , P. Big . little processing with arm cortex-a15 & cortex-a7. ARM White paper ( 2011 ), 1--8. Greenhalgh, P. Big. little processing with arm cortex-a15 & cortex-a7. ARM White paper (2011), 1--8."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2807426.2807429"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.209"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1080\/00401706.1970.10488630"},{"key":"e_1_3_2_1_23_1","unstructured":"Intel. Intel 64 and ia-32 architectures software developer\u00e2\u0102Źs manual.  Intel. Intel 64 and ia-32 architectures software developer\u00e2\u0102Źs manual."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2005.33"},{"key":"e_1_3_2_1_25_1","volume-title":"MICRO","author":"Kumar R.","year":"2003","unstructured":"Kumar , R. , Farkas , K. I. , Jouppi , N. P. , Ranganathan , P. , and Tullsen , D. M . Single-isa heterogeneous multi-core architectures: The potential for processor power reduction . In MICRO ( 2003 ). Kumar, R., Farkas, K. I., Jouppi, N. P., Ranganathan, P., and Tullsen, D. M. Single-isa heterogeneous multi-core architectures: The potential for processor power reduction. In MICRO (2003)."},{"key":"e_1_3_2_1_26_1","volume-title":"ISCA","author":"Kumar R.","year":"2004","unstructured":"Kumar , R. , Tullsen , D. M. , Ranganathan , P. , Jouppi , N. P. , and Farkas , K. I . Single-isa heterogeneous multi-core architectures for multithreaded workload performance . In ISCA ( 2004 ). Kumar, R., Tullsen, D. M., Ranganathan, P., Jouppi, N. P., and Farkas, K. I. Single-isa heterogeneous multi-core architectures for multithreaded workload performance. In ISCA (2004)."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060408"},{"key":"e_1_3_2_1_28_1","unstructured":"Limited A. Arm7\/tdmi technical reference manual.  Limited A. Arm7\/tdmi technical reference manual."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2788396"},{"key":"e_1_3_2_1_30_1","volume-title":"Introduction to linear regression analysis","author":"Montgomery D. C.","year":"2012","unstructured":"Montgomery , D. C. , Peck , E. A. , and Vining , G. G . Introduction to linear regression analysis , vol. 821 . John Wiley & Sons , 2012 . Montgomery, D. C., Peck, E. A., and Vining, G. G. Introduction to linear regression analysis, vol. 821. John Wiley & Sons, 2012."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1023\/A:1009744630224"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICAC.2007.16"},{"key":"e_1_3_2_1_33_1","volume-title":"Applied linear statistical models","author":"Neter J.","year":"1996","unstructured":"Neter , J. , Kutner , M. H. , Nachtsheim , C. J. , and Wasserman , W . Applied linear statistical models , vol. 4 . Irwin Chicago , 1996 . Neter, J., Kutner, M. H., Nachtsheim, C. J., and Wasserman, W. Applied linear statistical models, vol. 4. Irwin Chicago, 1996."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/2928275.2933275"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-39940-9_565"},{"key":"e_1_3_2_1_36_1","unstructured":"scikit learn. Scikit-learn python library. http:\/\/scikit-learn.org\/stable\/.  scikit learn. Scikit-learn python library. http:\/\/scikit-learn.org\/stable\/."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541974"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.14"},{"key":"e_1_3_2_1_39_1","volume-title":"A multi-core cpu architecture for low power and high performance. Whitepaper-http:\/\/www.nvidia.com","author":"Variable S.","year":"2011","unstructured":"Variable , S. A multi-core cpu architecture for low power and high performance. Whitepaper-http:\/\/www.nvidia.com ( 2011 ). Variable, S. A multi-core cpu architecture for low power and high performance. Whitepaper-http:\/\/www.nvidia.com (2011)."},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00026"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872408"},{"key":"e_1_3_2_1_43_1","volume-title":"ISCA","author":"Venkat A.","year":"2014","unstructured":"Venkat , A. , and Tullsen , D. M . Harnessing ISA diversity: Design of a heterogeneous-isa chip multiprocessor . In ISCA ( 2014 ). Venkat, A., and Tullsen, D. M. Harnessing ISA diversity: Design of a heterogeneous-isa chip multiprocessor. In ISCA (2014)."},{"key":"e_1_3_2_1_44_1","volume-title":"HPCA","author":"Wu G.","year":"2015","unstructured":"Wu , G. , Greathouse , J. L. , Lyashevsky , A. , Jayasena , N. , and Chiou , D . Gpgpu performance and power estimation using machine learning . In HPCA ( 2015 ). Wu, G., Greathouse, J. L., Lyashevsky, A., Jayasena, N., and Chiou, D. Gpgpu performance and power estimation using machine learning. In HPCA (2015)."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897977"}],"event":{"name":"PPoPP '19: 24th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGHPC ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing"],"location":"Washington DC USA","acronym":"PPoPP '19"},"container-title":["Proceedings of the 10th International Workshop on Programming Models and Applications for Multicores and Manycores"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3303084.3309492","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3303084.3309492","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:53:39Z","timestamp":1750204419000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3303084.3309492"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,2,17]]},"references-count":44,"alternative-id":["10.1145\/3303084.3309492","10.1145\/3303084"],"URL":"https:\/\/doi.org\/10.1145\/3303084.3309492","relation":{},"subject":[],"published":{"date-parts":[[2019,2,17]]},"assertion":[{"value":"2019-02-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}