{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:53:56Z","timestamp":1773194036821,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":44,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,22]],"date-time":"2019-06-22T00:00:00Z","timestamp":1561161600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,22]]},"DOI":"10.1145\/3307650.3322207","type":"proceedings-article","created":{"date-parts":[[2019,6,14]],"date-time":"2019-06-14T12:42:33Z","timestamp":1560516153000},"page":"1-13","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":77,"title":["Perceptron-based prefetch filtering"],"prefix":"10.1145","author":[{"given":"Eshan","family":"Bhatia","sequence":"first","affiliation":[{"name":"Texas A&M University"}]},{"given":"Gino","family":"Chacon","sequence":"additional","affiliation":[{"name":"Texas A&M University"}]},{"given":"Seth","family":"Pugsley","sequence":"additional","affiliation":[{"name":"Intel Labs"}]},{"given":"Elvira","family":"Teran","sequence":"additional","affiliation":[{"name":"Texas A&M International University"}]},{"given":"Paul V.","family":"Gratz","sequence":"additional","affiliation":[{"name":"Texas A&M University"}]},{"given":"Daniel A.","family":"Jim\u00e9nez","sequence":"additional","affiliation":[{"name":"Texas A&M University"}]}],"member":"320","published-online":{"date-parts":[[2019,6,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195711"},{"key":"e_1_3_2_1_3_1","first-page":"177","volume-title":"Friendly fire: understanding the effects of multiprocessor prefetches,\" in 2006 IEEE International Symposium on Performance Analysis of Systems and Software","author":"Jerger N. D. E.","year":"2006","unstructured":"N. D. E. Jerger, E. L. Hill, and M. H. Lipasti, \"Friendly fire: understanding the effects of multiprocessor prefetches,\" in 2006 IEEE International Symposium on Performance Analysis of Systems and Software, pp. 177--188, March 2006."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749473"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1654059.1654116"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/325164.325162"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/C-M.1978.218016"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125932"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.381947"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.21"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1542275.1542349"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10010"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.38"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771774"},{"key":"e_1_3_2_1_15_1","first-page":"79","volume-title":"Practical off-chip meta-data for temporal memory streaming,\" in 2009 IEEE 15th International Symposium on High Performance Computer Architecture","author":"Wenisch T. F.","year":"2009","unstructured":"T. F. Wenisch, M. Ferdman, A. Ailamaki, B. Falsafi, and A. Moshovos, \"Practical off-chip meta-data for temporal memory streaming,\" in 2009 IEEE 15th International Symposium on High Performance Computer Architecture, pp. 79--90, Feb 2009."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555766"},{"key":"e_1_3_2_1_17_1","article-title":"Spatial memory streaming","volume":"13","author":"Somogyi S.","year":"2011","unstructured":"S. Somogyi, T. F. Wenisch, M. Ferdman, and B. Falsafi, \"Spatial memory streaming,\" J. Instruction-Level Parallelism, vol. 13, 2011.","journal-title":"J. Instruction-Level Parallelism"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.29"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2018.2847345"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/580550.876441"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1089008.1089011"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195641"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123942"},{"key":"e_1_3_2_1_24_1","first-page":"1153","article-title":"Virtual program counter (vpc) prediction: Very low cost indirect branch prediction using conditional branch prediction hardware","volume":"58","author":"Joao J. A.","year":"2008","unstructured":"J. A. Joao, O. Mutlu, C. J. Lee, R. Cohn, Y. N. Patt, and H. Kim, \"Virtual program counter (vpc) prediction: Very low cost indirect branch prediction using conditional branch prediction hardware,\" IEEE Transactions on Computers, vol. 58, pp. 1153--1170, 12 2008.","journal-title":"IEEE Transactions on Computers"},{"key":"e_1_3_2_1_25_1","unstructured":"\"The champsim simulator.\" https:\/\/github.com\/ChampSim\/ChampSim."},{"key":"e_1_3_2_1_26_1","volume-title":"The 2nd data prefetching championship (dpc-2).\" http:\/\/comparch-conf.gatech.edu\/dpc2\/","author":"Pugsley S. H.","unstructured":"S. H. Pugsley, A. R. Alameldeen, C. Wilkerson, and H. Kim, \"The 2nd data prefetching championship (dpc-2).\" http:\/\/comparch-conf.gatech.edu\/dpc2\/."},{"key":"e_1_3_2_1_27_1","unstructured":"\"The 2nd cache replacement championship (crc-2).\""},{"key":"e_1_3_2_1_28_1","unstructured":"\"Standard performance evaluation corporation cpu2017 benchmark suite.\" http:\/\/www.spec.org\/cpu2017\/."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/781027.781076"},{"key":"e_1_3_2_1_30_1","unstructured":"\"Standard performance evaluation corporation cpu2006 benchmark suite.\" http:\/\/www.spec.org\/cpu2006\/."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150982"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2304576.2304614"},{"key":"e_1_3_2_1_33_1","first-page":"626","volume-title":"Sandbox prefetching: Safe run-time evaluation of aggressive prefetchers,\" in 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA)","author":"Pugsley S. H.","year":"2014","unstructured":"S. H. Pugsley, Z. Chishti, C. Wilkerson, P. Chuang, R. L. Scott, A. Jaleel, S. Lu, K. Chow, and R. Balasubramonian, \"Sandbox prefetching: Safe run-time evaluation of aggressive prefetchers,\" in 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA), pp. 626--637, Feb 2014."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446087"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830793"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037701"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155672"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2677956"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370868"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00020"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669154"},{"key":"e_1_3_2_1_42_1","first-page":"02329","article-title":"Learning memory access patterns","volume":"1803","author":"Hashemi M.","year":"2018","unstructured":"M. Hashemi, K. Swersky, J. A. Smith, G. Ayers, H. Litz, J. Chang, C. Kozyrakis, and P. Ranganathan, \"Learning memory access patterns,\" CoRR, vol. abs\/1803.02329, 2018.","journal-title":"CoRR"},{"key":"e_1_3_2_1_43_1","first-page":"00905","article-title":"Data cache prefetching with perceptron learning","volume":"1712","author":"Wang H.","year":"2017","unstructured":"H. Wang and Z. Luo, \"Data cache prefetching with perceptron learning,\" CoRR, vol. abs\/1712.00905, 2017.","journal-title":"CoRR"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.24"}],"event":{"name":"ISCA '19: The 46th Annual International Symposium on Computer Architecture","location":"Phoenix Arizona","acronym":"ISCA '19","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS\\DATC IEEE Computer Society"]},"container-title":["Proceedings of the 46th International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3307650.3322207","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3307650.3322207","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:13:37Z","timestamp":1750202017000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3307650.3322207"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,22]]},"references-count":44,"alternative-id":["10.1145\/3307650.3322207","10.1145\/3307650"],"URL":"https:\/\/doi.org\/10.1145\/3307650.3322207","relation":{},"subject":[],"published":{"date-parts":[[2019,6,22]]},"assertion":[{"value":"2019-06-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}