{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T23:11:48Z","timestamp":1771715508546,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":89,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,22]],"date-time":"2019-06-22T00:00:00Z","timestamp":1561161600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,22]]},"DOI":"10.1145\/3307650.3322214","type":"proceedings-article","created":{"date-parts":[[2019,6,14]],"date-time":"2019-06-14T12:42:33Z","timestamp":1560516153000},"page":"250-263","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":38,"title":["MnnFast"],"prefix":"10.1145","author":[{"given":"Hanhwi","family":"Jang","sequence":"first","affiliation":[{"name":"POSTECH, Pohang, Republic of Korea"}]},{"given":"Joonsung","family":"Kim","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, Republic of Korea"}]},{"given":"Jae-Eon","family":"Jo","sequence":"additional","affiliation":[{"name":"POSTECH, Pohang, Republic of Korea"}]},{"given":"Jaewon","family":"Lee","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, Republic of Korea"}]},{"given":"Jangwoo","family":"Kim","sequence":"additional","affiliation":[{"name":"Seoul National University, Seoul, Republic of Korea"}]}],"member":"320","published-online":{"date-parts":[[2019,6,22]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"2018. Intel 64 and IA-32 Architectures Software Developer's Manual Vol. 3A. Intel Chapter Memory Cache Control."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00061"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2017.8167765"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080216"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/72.279181"},{"key":"e_1_3_2_1_6_1","volume-title":"Very Low Voltage (VLV) Design. In 2017 IEEE International Conference on Computer Design (ICCD). 601--604","author":"Bertran Ramon","year":"2017","unstructured":"Ramon Bertran, Pradip Bose, David Brooks, Jeff Burns, Alper Buyuktosunoglu, Nandhini Chandramoorthy, Eric Cheng, Martin Cochet, Schuyler Eldridge, Daniel Friedman, Hans Jacobson, Rajiv Joshi, Subhasish Mitra, Robert Montoye, Arun Paidimarri, Pritish Parida, Kevin Skadron, Mircea Stan, Karthik Swaminathan, Augusto Vega, Swagath Venkataramani, Christos Vezyrtzis, Gu-Yeon Wei, John-David Wellman, and Matthew Ziegler. 2017. Very Low Voltage (VLV) Design. In 2017 IEEE International Conference on Computer Design (ICCD). 601--604."},{"key":"e_1_3_2_1_7_1","volume-title":"Large-scale Simple Question Answering with Memory Networks. CoRR abs\/1506.02075","author":"Bordes Antoine","year":"2015","unstructured":"Antoine Bordes, Nicolas Usunier, Sumit Chopra, and Jason Weston. 2015. Large-scale Simple Question Answering with Memory Networks. CoRR abs\/1506.02075 (2015). arXiv:1506.02075 http:\/\/arxiv.org\/abs\/1506.02075"},{"key":"e_1_3_2_1_8_1","volume-title":"Learning End-to-End Goal-Oriented Dialog. In 7th International Conference on Learning Representations (ICLR '17)","author":"Bordes Antoine","year":"2017","unstructured":"Antoine Bordes and Jason Weston. 2017. Learning End-to-End Goal-Oriented Dialog. In 7th International Conference on Learning Representations (ICLR '17)."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/2814270.2814301"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00051"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173212"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2749425"},{"key":"e_1_3_2_1_13_1","volume-title":"Layer-compensated pruning for resource-constrained convolutional neural networks. arXiv preprint arXiv:1810.00518","author":"Chin Ting-Wu","year":"2018","unstructured":"Ting-Wu Chin, Cha Zhang, and Diana Marculescu. 2018. Layer-compensated pruning for resource-constrained convolutional neural networks. arXiv preprint arXiv:1810.00518 (2018)."},{"key":"e_1_3_2_1_14_1","volume-title":"The Corpus of Contemporary American English (COCA): 560 million words","author":"Davies Mark","year":"1990","unstructured":"Mark Davies. 2008-. The Corpus of Contemporary American English (COCA): 560 million words, 1990-present. Available online at https:\/\/corpus.byu.edu\/coca\/."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080248"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060465"},{"key":"e_1_3_2_1_17_1","volume-title":"Evaluating Prerequisite Qualities for Learning End-to-End Dialog Systems. In 6th International Conference on Learning Representations (ICLR '16)","author":"Dodge Jesse","year":"2016","unstructured":"Jesse Dodge, Andreea Gane, Xiang Zhang, Antoine Bordes, Sumit Chopra, Alexander H. Miller, Arthur Szlam, and Jason Weston. 2016. Evaluating Prerequisite Qualities for Learning End-to-End Dialog Systems. In 6th International Conference on Learning Representations (ICLR '16)."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196083"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00040"},{"key":"e_1_3_2_1_20_1","volume-title":"Enabling Scientific Computing on Memristive Accelerators. In 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA). 367--382","author":"Feinberg Ben","year":"2018","unstructured":"Ben Feinberg, Uday Kumar Reddy Vengalam, Nathan Whitehair, Shibo Wang, and Engin Ipek. 2018. Enabling Scientific Computing on Memristive Accelerators. In 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA). 367--382."},{"key":"e_1_3_2_1_21_1","volume-title":"Making Memristive Neural Network Accelerators Reliable. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA). 52--65","author":"Feinberg Ben","year":"2018","unstructured":"Ben Feinberg, Shibo Wang, and Engin Ipek. 2018. Making Memristive Neural Network Accelerators Reliable. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA). 52--65."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00012"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2873289"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00038"},{"key":"e_1_3_2_1_25_1","volume-title":"mARGOt: a Dynamic Autotuning Framework for Self-aware Approximate Computing","author":"Gadioli Davide","year":"2018","unstructured":"Davide Gadioli, Emanuele Vitali, Gianluca Palermo, and Christina Silvano. 2018. mARGOt: a Dynamic Autotuning Framework for Self-aware Approximate Computing. IEEE Trans. Comput. (2018), 1--1."},{"key":"e_1_3_2_1_26_1","volume-title":"Article arXiv:1810.07751 (Sept.","author":"Gobieski Graham","year":"2018","unstructured":"Graham Gobieski, Nathan Beckmann, and Brandon Lucia. 2018. Intelligence Beyond the Edge: Inference on Intermittent Embedded Systems. ArXiv e-prints, Article arXiv:1810.07751 (Sept. 2018), arXiv:1810.07751 pages. arXiv:cs.DC\/1810.07751"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1356052.1356053"},{"key":"e_1_3_2_1_28_1","volume-title":"Hardware-oriented approximation of convolutional neural networks. arXiv preprint arXiv:1604.03168","author":"Gysel Philipp","year":"2016","unstructured":"Philipp Gysel, Mohammad Motamedi, and Soheil Ghiasi. 2016. Hardware-oriented approximation of convolutional neural networks. arXiv preprint arXiv:1604.03168 (2016)."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001163"},{"key":"e_1_3_2_1_30_1","volume-title":"Morph: Flexible Acceleration for 3D CNN-based Video Understanding. arXiv preprint arXiv:1810.06807","author":"Hegde Kartik","year":"2018","unstructured":"Kartik Hegde, Rohit Agrawal, Yulun Yao, and Christopher W Fletcher. 2018. Morph: Flexible Acceleration for 3D CNN-based Video Understanding. arXiv preprint arXiv:1810.06807 (2018)."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00062"},{"key":"e_1_3_2_1_32_1","volume-title":"6th International Conference on Learning Representations (ICLR '16)","author":"Hill Felix","year":"2016","unstructured":"Felix Hill, Antoine Bordes, Sumit Chopra, and Jason Weston. 2016. The Goldilocks Principle: Reading Children's Books with Explicit Memory Representations. In 6th International Conference on Learning Representations (ICLR '16)."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123970"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1162\/neco.1997.9.8.1735"},{"key":"e_1_3_2_1_35_1","volume-title":"SqueezeNet: AlexNet-level accuracy with 50x fewer parameters and <1MB model size. CoRR abs\/1602.07360","author":"Iandola Forrest N.","year":"2016","unstructured":"Forrest N. Iandola, Matthew W. Moskewicz, Khalid Ashraf, Song Han, William J. Dally, and Kurt Keutzer. 2016. SqueezeNet: AlexNet-level accuracy with 50x fewer parameters and <1MB model size. CoRR abs\/1602.07360 (2016). arXiv:1602.07360 http:\/\/arxiv.org\/abs\/1602.07360"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00070"},{"key":"e_1_3_2_1_37_1","volume-title":"Automation Test in Europe Conference Exhibition (DATE). 237--240","author":"Ji Houxiang","year":"2018","unstructured":"Houxiang Ji, Linghao Song, Li Jiang, Hai Halen Li, and Yiran Chen. 2018. ReCom: An efficient resistive accelerator for compressed deep neural networks. In 2018 Design, Automation Test in Europe Conference Exhibition (DATE). 237--240."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/3302424.3303950"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080252"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2780237"},{"key":"e_1_3_2_1_41_1","volume-title":"Dialogue Learning With Human-In-The-Loop. CoRR abs\/1611.09823","author":"Li Jiwei","year":"2016","unstructured":"Jiwei Li, Alexander H. Miller, Sumit Chopra, Marc'Aurelio Ranzato, and Jason Weston. 2016. Dialogue Learning With Human-In-The-Loop. CoRR abs\/1611.09823 (2016). arXiv:1611.09823 http:\/\/arxiv.org\/abs\/1611.09823"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240800"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173191"},{"key":"e_1_3_2_1_44_1","volume-title":"Pr\u00edncipe","author":"Ma Ying","year":"2018","unstructured":"Ying Ma and Jos\u00e9 C. Pr\u00edncipe. 2018. A Taxonomy for Neural Memory Networks. CoRR abs\/1805.00327 (2018). arXiv:1805.00327 http:\/\/arxiv.org\/abs\/1805.00327"},{"key":"e_1_3_2_1_45_1","volume-title":"2016 26th International Conference on Field Programmable Logic and Applications (FPL). 1--8.","author":"Ma Yufei","year":"2016","unstructured":"Yufei Ma, Naveen Suda, Yu Cao, Jae-sun Seo, and Sarma Vrudhula. 2016. Scalable and modularized RTL compilation of Convolutional Neural Networks onto FPGA. In 2016 26th International Conference on Field Programmable Logic and Applications (FPL). 1--8."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3243479"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.22"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.21437\/Interspeech.2010-343"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.18653\/v1\/D16-1147"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021740"},{"key":"e_1_3_2_1_51_1","volume-title":"cuBLAS. Retrieved","author":"NVIDIA.","year":"2018","unstructured":"NVIDIA. {n.d.}. cuBLAS. Retrieved September, 2018 from https:\/\/docs.nvidia.com\/cuda\/archive\/10.0\/cublas\/index.html"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080254"},{"key":"e_1_3_2_1_53_1","volume-title":"Energy-Efficient Neural Network Accelerator Based on Outlier-Aware Low-Precision Computation. In 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA). 688--698","author":"Park Eunhyeok","year":"2018","unstructured":"Eunhyeok Park, Dongyoung Kim, and Sungjoo Yoo. 2018. Energy-Efficient Neural Network Accelerator Based on Outlier-Aware Low-Precision Computation. In 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA). 688--698."},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835952"},{"key":"e_1_3_2_1_55_1","volume-title":"Model compression via distillation and quantization. CoRR abs\/1802.05668","author":"Polino Antonio","year":"2018","unstructured":"Antonio Polino, Razvan Pascanu, and Dan Alistarh. 2018. Model compression via distillation and quantization. CoRR abs\/1802.05668 (2018). arXiv:1802.05668 http:\/\/arxiv.org\/abs\/1802.05668"},{"key":"e_1_3_2_1_56_1","volume-title":"Weightless: Lossy Weight Encoding For Deep Neural Network Compression. arXivpreprintarXiv:1711.04686","author":"Reagen Brandon","year":"2017","unstructured":"Brandon Reagen, Udit Gupta, Robert Adolf, Michael M Mitzenmacher, Alexander M Rush, Gu-Yeon Wei, and David Brooks. 2017. Weightless: Lossy Weight Encoding For Deep Neural Network Compression. arXivpreprintarXiv:1711.04686 (2017)."},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3195997"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2017.8009208"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001165"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00016"},{"key":"e_1_3_2_1_61_1","volume-title":"Distributional Structure. Word 10 (08","author":"Harris Zellig S.","year":"1954","unstructured":"Zellig S. Harris. 1954. Distributional Structure. Word 10 (08 1954), 146--162."},{"key":"e_1_3_2_1_62_1","volume-title":"1st Summit on Advances in Programming Languages (SNAPL 2015) (Leibniz International Proceedings in Informatics (LIPIcs)), Thomas Ball, Rastislav Bodik, Shriram Krishnamurthi, Benjamin S","author":"Sampson Adrian","unstructured":"Adrian Sampson, James Bornholt, and Luis Ceze. 2015. Hardware-Software Co-Design: Not Just a Clich\u00e9. In 1st Summit on Advances in Programming Languages (SNAPL 2015) (Leibniz International Proceedings in Informatics (LIPIcs)), Thomas Ball, Rastislav Bodik, Shriram Krishnamurthi, Benjamin S. Lerner, and Greg Morrisett (Eds.), Vol. 32. Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik, Dagstuhl, Germany, 262--273."},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2015.50"},{"key":"e_1_3_2_1_64_1","volume-title":"Towards Efficient Microarchitectural Design for Accelerating Unsupervised GAN-Based Deep Learning. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA). 66--77","author":"Song Mingcong","year":"2018","unstructured":"Mingcong Song, Jiaqi Zhang, Huixiang Chen, and Tao Li. 2018. Towards Efficient Microarchitectural Design for Accelerating Unsupervised GAN-Based Deep Learning. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA). 66--77."},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00068"},{"key":"e_1_3_2_1_66_1","volume-title":"In-Situ AI: Towards Autonomous and Incremental Deep Learning for IoT Systems. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA). 92--103","author":"Song Mingcong","year":"2018","unstructured":"Mingcong Song, Kan Zhong, Jiaqi Zhang, Yang Hu, Duo Liu, Weigong Zhang, Jing Wang, and Tao Li. 2018. In-Situ AI: Towards Autonomous and Incremental Deep Learning for IoT Systems. In 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA). 92--103."},{"key":"e_1_3_2_1_67_1","volume-title":"Automation Test in Europe Conference Exhibition (DATE). 19--24","author":"Stamoulis Dimitrios","year":"2018","unstructured":"Dimitrios Stamoulis, Ermao Cai, Da-Cheng Juan, and Diana Marculescu. 2018. HyperPower: Power- and memory-constrained hyper-parameter optimization for neural networks. In 2018 Design, Automation Test in Europe Conference Exhibition (DATE). 19--24."},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240796"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.5555\/2969442.2969512"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"e_1_3_2_1_71_1","volume-title":"Distributed Learning over Unreliable Networks. arXiv preprint arXiv:1810.07766","author":"Tang Hanlin","year":"2018","unstructured":"Hanlin Tang, Chen Yu, Cedric Renggli, Simon Kassing, Ankit Singla, Dan Alistarh, Ji Liu, and Ce Zhang. 2018. Distributed Learning over Unreliable Networks. arXiv preprint arXiv:1810.07766 (2018)."},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337200"},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2018.00067"},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080244"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503219"},{"key":"e_1_3_2_1_76_1","volume-title":"Dialog-based Language Learning. CoRR abs\/1604.06045","author":"Weston Jason","year":"2016","unstructured":"Jason Weston. 2016. Dialog-based Language Learning. CoRR abs\/1604.06045 (2016). arXiv:1604.06045 http:\/\/arxiv.org\/abs\/1604.06045"},{"key":"e_1_3_2_1_77_1","volume-title":"Towards AI-Complete Question Answering: A Set of Prerequisite Toy Tasks. CoRR abs\/1502.05698","author":"Weston Jason","year":"2015","unstructured":"Jason Weston, Antoine Bordes, Sumit Chopra, and Tomas Mikolov. 2015. Towards AI-Complete Question Answering: A Set of Prerequisite Toy Tasks. CoRR abs\/1502.05698 (2015). arXiv:1502.05698 http:\/\/arxiv.org\/abs\/1502.05698"},{"key":"e_1_3_2_1_78_1","volume-title":"Memory Networks. CoRR abs\/1410.3916","author":"Weston Jason","year":"2014","unstructured":"Jason Weston, Sumit Chopra, and Antoine Bordes. 2014. Memory Networks. CoRR abs\/1410.3916 (2014). arXiv:1410.3916 http:\/\/arxiv.org\/abs\/1410.3916"},{"key":"e_1_3_2_1_79_1","volume-title":"Retrieved","year":"2018","unstructured":"Wikipedia. {n.d.}. The size of Wikipedia. Retrieved December, 2018 from https:\/\/en.wikipedia.org\/wiki\/Wikipedia:Size_in_volumes"},{"key":"e_1_3_2_1_80_1","unstructured":"Virginia Vassilevska Williams. 2011. Breaking the Coppersmith-Winograd barrier."},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2017.88"},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPADS.2012.97"},{"key":"e_1_3_2_1_83_1","volume-title":"GANAX: A Unified MIMD-SIMD Acceleration for Generative Adversarial Networks. In 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA). 650--661","author":"Yazdanbakhsh Amir","year":"2018","unstructured":"Amir Yazdanbakhsh, Hajar Falahati, Philip J Wolfe, Kambiz Samadi, Nam Sung Kim, and Hadi Esmaeilzadeh. 2018. GANAX: A Unified MIMD-SIMD Acceleration for Generative Adversarial Networks. In 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA). 650--661."},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1145\/2836168"},{"key":"e_1_3_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124542"},{"key":"e_1_3_2_1_86_1","volume-title":"The Dark Side of DNN Pruning. In 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA). 790--801","author":"Yazdani Reza","year":"2018","unstructured":"Reza Yazdani, Marc Riera, Jose-Maria Arnau, and Antonio Gonz\u00e1lez. 2018. The Dark Side of DNN Pruning. In 2018 ACM\/IEEE 45th Annual International Symposium on Computer Architecture (ISCA). 790--801."},{"key":"e_1_3_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080215"},{"key":"e_1_3_2_1_88_1","volume-title":"Cambricon-x: An Accelerator for Sparse Neural Networks. In The 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-49)","author":"Zhang Shijin","year":"2016","unstructured":"Shijin Zhang, Zidong Du, Lei Zhang, Huiying Lan, Shaoli Liu, Ling Li, Qi Guo, Tianshi Chen, and Yunji Chen. 2016. Cambricon-x: An Accelerator for Sparse Neural Networks. In The 49th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-49). IEEE Press, Piscataway, NJ, USA, Article 20, 12 pages. http:\/\/dl.acm.org\/citation.cfm?id=3195638.3195662"},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.2"}],"event":{"name":"ISCA '19: The 46th Annual International Symposium on Computer Architecture","location":"Phoenix Arizona","acronym":"ISCA '19","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS\\DATC IEEE Computer Society"]},"container-title":["Proceedings of the 46th International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3307650.3322214","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3307650.3322214","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:13:37Z","timestamp":1750202017000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3307650.3322214"}},"subtitle":["a fast and scalable system architecture for memory-augmented neural networks"],"short-title":[],"issued":{"date-parts":[[2019,6,22]]},"references-count":89,"alternative-id":["10.1145\/3307650.3322214","10.1145\/3307650"],"URL":"https:\/\/doi.org\/10.1145\/3307650.3322214","relation":{},"subject":[],"published":{"date-parts":[[2019,6,22]]},"assertion":[{"value":"2019-06-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}