{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T02:34:51Z","timestamp":1769913291817,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":54,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,22]],"date-time":"2019-06-22T00:00:00Z","timestamp":1561161600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1319755,1916817"],"award-info":[{"award-number":["1319755,1916817"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,22]]},"DOI":"10.1145\/3307650.3322223","type":"proceedings-article","created":{"date-parts":[[2019,6,14]],"date-time":"2019-06-14T12:42:33Z","timestamp":1560516153000},"page":"698-710","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":50,"title":["Translation ranger"],"prefix":"10.1145","author":[{"given":"Zi","family":"Yan","sequence":"first","affiliation":[{"name":"Rutgers University & NVIDIA"}]},{"given":"Daniel","family":"Lustig","sequence":"additional","affiliation":[{"name":"NVIDIA"}]},{"given":"David","family":"Nellans","sequence":"additional","affiliation":[{"name":"NVIDIA"}]},{"given":"Abhishek","family":"Bhattacharjee","sequence":"additional","affiliation":[{"name":"Yale University"}]}],"member":"320","published-online":{"date-parts":[[2019,6,22]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Proceedings of the 16th Workshop on Hot Topics in Operating Systems (HotOS '17)","author":"Achermann Reto","unstructured":"Reto Achermann, Chris Dalton, Paolo Faraboschi, Moritz Hoffmann, Dejan Milojicic, Geoffrey Ndu, Alexander Richardson, Timothy Roscoe, Adrian L. Shaw, and Robert N. M. Watson. 2017. Separating Translation from Protection in Address Spaces with Dynamic Remapping. In Proceedings of the 16th Workshop on Hot Topics in Operating Systems (HotOS '17). ACM, New York, NY, USA, 118--124."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037706"},{"key":"e_1_3_2_1_3_1","volume-title":"https:\/\/www.amd.com\/Documents\/Compute_Cores_Whitepaper.pdf. {Online","author":"AMD Corporation","year":"2018","unstructured":"AMD Corporation. 2014. Compute Cores. https:\/\/www.amd.com\/Documents\/Compute_Cores_Whitepaper.pdf. {Online; accessed 04-Aug-2018}."},{"key":"e_1_3_2_1_4_1","volume-title":"Proceedings of the 40th Annual International Symposium on Computer Architecture (ISCA '13)","author":"Basu Arkaprava","unstructured":"Arkaprava Basu, Jayneel Gandhi, Jichuan Chang, Mark D. Hill, and Michael M. Swift. 2013. Efficient Virtual Memory for Big Memory Servers. In Proceedings of the 40th Annual International Symposium on Computer Architecture (ISCA '13). ACM, New York, NY, USA, 237--248."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337194"},{"key":"e_1_3_2_1_6_1","volume-title":"Patterson","author":"Beamer Scott","year":"2015","unstructured":"Scott Beamer, Krste Asanovic, and David A. Patterson. 2015. The GAP Benchmark Suite. CoRR abs\/1508.03619 (2015). arXiv:1508.03619 http:\/\/arxiv.org\/abs\/1508.03619"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.3711640"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/1267257.1267263"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2016.7936224"},{"key":"e_1_3_2_1_10_1","unstructured":"Jonathan Corbet. 2012. AutoNUMA: the other approach to NUMA scheduling. http:\/\/lwn.net\/Articles\/488709\/. {Online; accessed 04-Aug-2018}."},{"key":"e_1_3_2_1_11_1","volume-title":"Linux Device Drivers","author":"Corbet Jonathan","unstructured":"Jonathan Corbet, Alessandro Rubini, and Greg Kroah-Hartman. 2005. Linux Device Drivers, 3rd Edition. O'Reilly Media, Inc.","edition":"3"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037704"},{"key":"e_1_3_2_1_13_1","volume-title":"Disable Transparent Hugepages. https:\/\/blog.nelhage.com\/post\/transparent-hugepages\/. {Online","author":"Elhage Nelson","year":"2018","unstructured":"Nelson Elhage. {n.d.}. Disable Transparent Hugepages. https:\/\/blog.nelhage.com\/post\/transparent-hugepages\/. {Online; accessed 04-Aug-2018}."},{"key":"e_1_3_2_1_14_1","volume-title":"Scalable memory allocation using jemalloc. https:\/\/www.facebook.com\/notes\/facebook-engineering\/scalable-memory-allocation-using-jemalloc\/480222803919. {Online","author":"Evans Jason","year":"2018","unstructured":"Jason Evans. 2011. Scalable memory allocation using jemalloc. https:\/\/www.facebook.com\/notes\/facebook-engineering\/scalable-memory-allocation-using-jemalloc\/480222803919. {Online; accessed 04-Aug-2018}."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/2643634.2643659"},{"key":"e_1_3_2_1_16_1","volume-title":"Tcmalloc: Thread-caching malloc","author":"Ghemawat Sanjay","year":"2009","unstructured":"Sanjay Ghemawat and Paul Menage. 2009. Tcmalloc: Thread-caching malloc. http:\/\/goog-perftools.sourceforge.net\/doc\/tcmalloc.html. {Online; accessed 04-Aug-2018}."},{"key":"e_1_3_2_1_17_1","volume-title":"Linux Symposium. 369--384","author":"Gorman Mel","year":"2006","unstructured":"Mel Gorman and Andy Whitcroft. 2006. The what, the why and the where to of anti-fragmentation. In Linux Symposium. 369--384."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173194"},{"key":"e_1_3_2_1_19_1","unstructured":"HSA Foundation. 2014. HSA Platform System Architecture Specification - Provisional 1.0. http:\/\/www.slideshare.net\/hsafoundation\/hsa-platform-system-architecture-specification-provisional-verl-10-ratifed. {Online; accessed 04-Aug-2018}."},{"key":"e_1_3_2_1_20_1","unstructured":"Intel. 2018. Intel 64 and IA-32 Architectures Optimization Reference Manual."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/286860.286864"},{"key":"e_1_3_2_1_22_1","volume-title":"SPEC ACCEL: A Standard Application Suite for Measuring Hardware Accelerator Performance","author":"Juckeland Guido","year":"2015","unstructured":"Guido Juckeland, William Brantley, Sunita Chandrasekaran, Barbara Chapman, Shuai Che, Mathew Colgrove, Huiyu Feng, Alexander Grund, Robert Henschel, Wen-Mei W. Hwu, Huian Li, Matthias S. M\u00fcller, Wolfgang E. Nagel, Maxim Perminov, Pavel Shelepugin, Kevin Skadron, John Stratton, Alexey Titov, Ke Wang, Matthijs van Waveren, Brian Whitney, Sandra Wienke, Rengan Xu, and Kalyan Kumaran. 2015. SPEC ACCEL: A Standard Application Suite for Measuring Hardware Accelerator Performance. In High Performance Computing Systems. Performance Modeling, Benchmarking, and Simulation, Stephen A. Jarvis, Steven A. Wright, and Simon D. Hammond (Eds.). Springer International Publishing, Cham, 46--67."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749471"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446100"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/365628.365655"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/3026877.3026931"},{"key":"e_1_3_2_1_27_1","volume-title":"libhugetlbfs. https:\/\/lwn.net\/Articles\/171451\/. {Online","author":"Litke Adam","year":"2018","unstructured":"Adam Litke. {n.d.}. libhugetlbfs. https:\/\/lwn.net\/Articles\/171451\/. {Online; accessed 04-Aug-2018}."},{"key":"e_1_3_2_1_28_1","unstructured":"Jason Lowe-Power. {n.d.}. Inferring Kaveri's Shared Virtual Memory Implementation. http:\/\/www.lowepower.com\/jason\/inferring-kaveris-shared-virtual-memory-implementation.html. {Online; accessed 04-Aug-2018}."},{"key":"e_1_3_2_1_29_1","volume-title":"Disable Transparent Hugepages (THP). https:\/\/docs.mongodb.com\/manual\/tutorial\/transparent-huge-pages\/. {Online","author":"Manual DB","year":"2018","unstructured":"MongoDB Manual. {n.d.}. Disable Transparent Hugepages (THP). https:\/\/docs.mongodb.com\/manual\/tutorial\/transparent-huge-pages\/. {Online; accessed 04-Aug-2018}."},{"key":"e_1_3_2_1_30_1","volume-title":"Neville-Neil","author":"McKusick Marshall Kirk","year":"2004","unstructured":"Marshall Kirk McKusick and George V. Neville-Neil. 2004. The Design and Implementation of the FreeBSD Operating System. Pearson Education."},{"key":"e_1_3_2_1_31_1","volume-title":"Ang","author":"Murphy Richard C.","year":"2010","unstructured":"Richard C. Murphy, Kyle B. Wheeler, Brian W. Barrett, and James A. Ang. 2010. Introducing the Graph 500. In Cray User's Group."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/844128.844138"},{"key":"e_1_3_2_1_33_1","volume-title":"A deep dive into CMA. https:\/\/lwn.net\/Articles\/486301\/. {Online","author":"Nazarewicz Michal","year":"2018","unstructured":"Michal Nazarewicz. {n.d.}. A deep dive into CMA. https:\/\/lwn.net\/Articles\/486301\/. {Online; accessed 08-Jul-2018}."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173203"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056034"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00026"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080217"},{"key":"e_1_3_2_1_38_1","volume-title":"2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA). 558--567","author":"Pham Binh","unstructured":"Binh Pham, Abhishek Bhattacharjee, Yasuko Eckert, and Gabriel H. Loh. 2014. Increasing TLB reach by exploiting clustering in page translations. In 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA). 558--567."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.32"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830773"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","unstructured":"Bharath Pichai Lisa Hsu and Abhishek Bhattacharjee. 2014. Architectural Support for Address Translation on GPUs: Designing Memory Management Units for CPU\/GPUs with Unified Address Spaces. In International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). 743--758. 10.1145\/2541940.2541942","DOI":"10.1145\/2541940.2541942"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.5555\/2464864"},{"key":"e_1_3_2_1_43_1","volume-title":"2010 International Conference on High Performance Computing. 1--10","author":"Saxena V.","unstructured":"V. Saxena, Y. Sabharwal, and P. Bhatotia. 2010. Performance evaluation and optimization of random memory access on multicores with high productivity. In 2010 International Conference on High Performance Computing. 1--10."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.21"},{"key":"e_1_3_2_1_45_1","volume-title":"Toward Cache-Friendly Hardware Accelerators. In HPCA Sensors and Cloud Architectures Workshop (SCAW) (2015-02-07)","author":"Shao Yakun Sophia","year":"2015","unstructured":"Yakun Sophia Shao, Sam Xi, Viji Srinivasan, Gu-Yeon Wei, and David Brooks. 2015. Toward Cache-Friendly Hardware Accelerators. In HPCA Sensors and Cloud Architectures Workshop (SCAW) (2015-02-07). http:\/\/www.eecs.harvard.edu\/~shao\/papers\/shao2015-scaw.pdf"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/195473.195531"},{"key":"e_1_3_2_1_47_1","volume-title":"What Is the SPARC M7 Data Analytics Accelerator? https:\/\/community.oracle.com\/docs\/DOC-994842. {Online","author":"Tatkar Vijay","year":"2018","unstructured":"Vijay Tatkar. {n.d.}. What Is the SPARC M7 Data Analytics Accelerator? https:\/\/community.oracle.com\/docs\/DOC-994842. {Online; accessed 04-Aug-2018}."},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771782"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2016.7482091"},{"key":"e_1_3_2_1_50_1","volume-title":"sparsemem memory model. https:\/\/lwn.net\/Articles\/134804\/. {Online","author":"Whitcroft Andy","year":"2018","unstructured":"Andy Whitcroft. {n.d.}. sparsemem memory model. https:\/\/lwn.net\/Articles\/134804\/. {Online; accessed 04-Aug-2018}."},{"key":"e_1_3_2_1_51_1","volume-title":"Violin plot. https:\/\/en.wikipedia.org\/wiki\/Violin_plot. {Online","year":"2018","unstructured":"Wikipedia. {n.d.}. Violin plot. https:\/\/en.wikipedia.org\/wiki\/Violin_plot. {Online; accessed 04-Aug-2018}."},{"key":"e_1_3_2_1_52_1","volume-title":"Randomize free memory. https:\/\/lwn.net\/Articles\/767614\/. {Online","author":"Williams Dan","year":"2018","unstructured":"Dan Williams. 2018. Randomize free memory. https:\/\/lwn.net\/Articles\/767614\/. {Online; accessed 07-Dec-2018}."},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.5555\/645647.664690"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304024"}],"event":{"name":"ISCA '19: The 46th Annual International Symposium on Computer Architecture","location":"Phoenix Arizona","acronym":"ISCA '19","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS\\DATC IEEE Computer Society"]},"container-title":["Proceedings of the 46th International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3307650.3322223","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3307650.3322223","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3307650.3322223","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:13:38Z","timestamp":1750202018000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3307650.3322223"}},"subtitle":["operating system support for contiguity-aware TLBs"],"short-title":[],"issued":{"date-parts":[[2019,6,22]]},"references-count":54,"alternative-id":["10.1145\/3307650.3322223","10.1145\/3307650"],"URL":"https:\/\/doi.org\/10.1145\/3307650.3322223","relation":{},"subject":[],"published":{"date-parts":[[2019,6,22]]},"assertion":[{"value":"2019-06-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}