{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,7]],"date-time":"2026-04-07T21:52:08Z","timestamp":1775598728067,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":31,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,22]],"date-time":"2019-06-22T00:00:00Z","timestamp":1561161600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF-1823546"],"award-info":[{"award-number":["CCF-1823546"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Intel Corporation"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,22]]},"DOI":"10.1145\/3307650.3322225","type":"proceedings-article","created":{"date-parts":[[2019,6,14]],"date-time":"2019-06-14T12:42:33Z","timestamp":1560516153000},"page":"449-461","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":47,"title":["Efficient metadata management for irregular data prefetching"],"prefix":"10.1145","author":[{"given":"Hao","family":"Wu","sequence":"first","affiliation":[{"name":"The University of Texas at Austin"}]},{"given":"Krishnendra","family":"Nathella","sequence":"additional","affiliation":[{"name":"Arm Research"}]},{"given":"Dam","family":"Sunwoo","sequence":"additional","affiliation":[{"name":"Arm Research"}]},{"given":"Akanksha","family":"Jain","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin"}]},{"given":"Calvin","family":"Lin","sequence":"additional","affiliation":[{"name":"The University of Texas at Austin"}]}],"member":"320","published-online":{"date-parts":[[2019,6,22]]},"reference":[{"key":"e_1_3_2_1_2_1","first-page":"79","volume-title":"Practical off-chip meta-data for temporal memory streaming,\" in 15th International Symposium on High Performance Computer Architecture (HPCA)","author":"Wenisch T. F.","year":"2009","unstructured":"T. F. Wenisch, M. Ferdman, A. Ailamaki, B. Falsafi, and A. Moshovos, \"Practical off-chip meta-data for temporal memory streaming,\" in 15th International Symposium on High Performance Computer Architecture (HPCA), pp. 79--90, 2009."},{"key":"e_1_3_2_1_3_1","volume-title":"December","author":"Jain A.","year":"2013","unstructured":"A. Jain and C. Lin, \"Linearizing irregular memory accesses for improved correlated prefetching,\" in 46rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), December 2013."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10030"},{"key":"e_1_3_2_1_5_1","first-page":"131","volume-title":"Domino temporal data prefetcher,\" in 24th IEEE International Symposium on High Performance Computer Architecture (HPCA)","author":"Bakhshalipour M.","year":"2018","unstructured":"M. Bakhshalipour, P. Lotfi-Kamran, and H. Sarbazi-Azad, \"Domino temporal data prefetcher,\" in 24th IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 131--142, 2018."},{"key":"e_1_3_2_1_6_1","volume-title":"22th IEEE International Symposium on High Performance Computer Architecture (HPCA)","author":"Michaud P.","year":"2016","unstructured":"P. Michaud, \"Best-offset hardware prefetching,\" in 22th IEEE International Symposium on High Performance Computer Architecture (HPCA), 2016."},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237190"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291034"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/774861.774869"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/300979.300989"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605427"},{"key":"e_1_3_2_1_12_1","first-page":"7","volume-title":"Techniques for bandwidth-efficient prefetching of linked data structures in hybrid prefetching systems,\" in 15th International Symposium on High Performance Computer Architecture (HPCA)","author":"Ebrahimi E.","year":"2009","unstructured":"E. Ebrahimi, O. Mutlu, and Y. N. Patt, \"Techniques for bandwidth-efficient prefetching of linked data structures in hybrid prefetching systems,\" in 15th International Symposium on High Performance Computer Architecture (HPCA), pp. 7--17, 2009."},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.38"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830807"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264207"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","unstructured":"T. M. Chilimbi \"Efficient representations and abstractions for quantifying and exploiting data reference locality \" in SIGPLAN Conference on Programming Language Design and Implementation (PLDI) pp. 191--202 2001. 10.1145\/378795.378840","DOI":"10.1145\/378795.378840"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.50"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555766"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","unstructured":"Y. Chou \"Low-cost epoch-based correlation prefetching for commercial applications \" in 40th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO) pp. 301--313 2007. 10.1109\/MICRO.2007.23","DOI":"10.1109\/MICRO.2007.23"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/545215.545235"},{"key":"e_1_3_2_1_21_1","first-page":"99","volume-title":"Temporal streams in commercial server applications,\" in IEEE International Symposium on Workload Characterization","author":"Wenisch T. F.","year":"2008","unstructured":"T. F. Wenisch, M. Ferdman, A. Ailamaki, B. Falsafi, and A. Moshovos, \"Temporal streams in commercial server applications,\" in IEEE International Symposium on Workload Characterization, pp. 99--108, 2008."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346301"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/362686.362692"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.641938"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"J. Kim E. Teran P. V. Gratz D. A. Jim\u00e9nez S. H. Pugsley and C. Wilkerson \"Kill the program counter: Reconstructing program behavior in the processor cache hierarchy \" in Proceedings of the Twenty-Second International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) pp. 737--749 2017.","DOI":"10.1145\/3037697.3037701"},{"key":"e_1_3_2_1_26_1","unstructured":"2nd Cache Replacement Championship 2017."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","unstructured":"M. Ferdman A. Adileh O. Kocberber S. Volos M. Alisafaee D. Jevdjic C. Kaynak A. D. Popescu A. Ailamaki and B. Falsafi \"Clearing the clouds: a study of emerging scale-out workloads on modern hardware \" in Proceedings of the Seventeenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) pp. 37--48 2012. 10.1145\/2150976.2150982","DOI":"10.1145\/2150976.2150982"},{"key":"e_1_3_2_1_30_1","unstructured":"2nd Data Prefetching Championship 2015."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.5555\/1622776.1622780"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1142473.1142477"}],"event":{"name":"ISCA '19: The 46th Annual International Symposium on Computer Architecture","location":"Phoenix Arizona","acronym":"ISCA '19","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS\\DATC IEEE Computer Society"]},"container-title":["Proceedings of the 46th International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3307650.3322225","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3307650.3322225","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3307650.3322225","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:13:38Z","timestamp":1750202018000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3307650.3322225"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,22]]},"references-count":31,"alternative-id":["10.1145\/3307650.3322225","10.1145\/3307650"],"URL":"https:\/\/doi.org\/10.1145\/3307650.3322225","relation":{},"subject":[],"published":{"date-parts":[[2019,6,22]]},"assertion":[{"value":"2019-06-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}