{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:45:27Z","timestamp":1773193527918,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":118,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,22]],"date-time":"2019-06-22T00:00:00Z","timestamp":1561161600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,22]]},"DOI":"10.1145\/3307650.3322227","type":"proceedings-article","created":{"date-parts":[[2019,6,14]],"date-time":"2019-06-14T12:42:33Z","timestamp":1560516153000},"page":"513-526","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":70,"title":["SoftSKU"],"prefix":"10.1145","author":[{"given":"Akshitha","family":"Sriraman","sequence":"first","affiliation":[{"name":"University of Michigan and Facebook"}]},{"given":"Abhishek","family":"Dhanotia","sequence":"additional","affiliation":[{"name":"Facebook"}]},{"given":"Thomas F.","family":"Wenisch","sequence":"additional","affiliation":[{"name":"University of Michigan"}]}],"member":"320","published-online":{"date-parts":[[2019,6,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750392"},{"key":"e_1_3_2_1_2_1","unstructured":"\"The biggest thing amazon got right: The platform.\" https:\/\/gigaom.com\/2011\/10\/12\/419-the-biggest-thing-amazon-got-right-the-platform\/."},{"key":"e_1_3_2_1_3_1","unstructured":"\"Adopting microservices at netflix: Lessons for architectural design.\" https:\/\/www.nginx.com\/blog\/microservices-at-netflix-architectural-best-practices\/."},{"key":"e_1_3_2_1_4_1","unstructured":"\"Scaling Gilt: from Monolithic Ruby Application to Distributed Scala Micro-Services Architecture.\" https:\/\/www.infoq.com\/presentations\/scale-gilt."},{"key":"e_1_3_2_1_5_1","volume-title":"Evaluating the monolithic and the microservice architecture pattern to deploy web applications in the cloud,\" in Computing Colombian Conference","author":"Villamizar M.","year":"2015","unstructured":"M. Villamizar, O. Garc\u00e9s, H. Castro, M. Verano, L. Salamanca, R. Casallas, and S. Gil, \"Evaluating the monolithic and the microservice architecture pattern to deploy web applications in the cloud,\" in Computing Colombian Conference, 2015."},{"key":"e_1_3_2_1_6_1","unstructured":"\"What is microservices architecture?.\" https:\/\/smartbear.com\/learn\/api-design\/what-are-microservices\/."},{"key":"e_1_3_2_1_7_1","volume-title":"Tradeoffs between power management and tail latency in warehouse-scale applications,\" in IEEE International Symposium on Workload Characterization","author":"Kanev S.","year":"2014","unstructured":"S. Kanev, K. Hazelwood, G.-Y. Wei, and D. Brooks, \"Tradeoffs between power management and tail latency in warehouse-scale applications,\" in IEEE International Symposium on Workload Characterization, 2014."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/3002814"},{"key":"e_1_3_2_1_9_1","volume-title":"μSuite: A Benchmark Suite for Microservices,\" in IEEE International Symposium on Workload Characterization","author":"Sriraman A.","year":"2018","unstructured":"A. Sriraman and T. F. Wenisch, \"μSuite: A Benchmark Suite for Microservices,\" in IEEE International Symposium on Workload Characterization, 2018."},{"key":"e_1_3_2_1_10_1","unstructured":"A. Sriraman \"Unfair Data Centers for Fun and Profit \" in Wild and Crazy Ideas (ASPLOS) 2019."},{"key":"e_1_3_2_1_11_1","volume-title":"μTune: Auto-Tuned Threading for OLDI Microservices,\" in Proceedings of the 12th USENIX conference on Operating Systems Design and Implementation","author":"Sriraman A.","year":"2018","unstructured":"A. Sriraman and T. F. Wenisch, \"μTune: Auto-Tuned Threading for OLDI Microservices,\" in Proceedings of the 12th USENIX conference on Operating Systems Design and Implementation, 2018."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","unstructured":"B. Fitzpatrick \"Distributed Caching with Memcached \" Linux J. 2004.","DOI":"10.5555\/1012889.1012894"},{"key":"e_1_3_2_1_13_1","unstructured":"\"Mcrouter.\" https:\/\/github.com\/facebook\/mcrouter."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.47"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/2648584.2648589"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.5555\/2535461.2535468"},{"key":"e_1_3_2_1_17_1","volume-title":"Dynamically providing a news feed about a user of a social network","author":"Zuckerberg M.","year":"2010","unstructured":"M. Zuckerberg, R. Sanghvi, A. Bosworth, C. Cox, A. Sittig, C. Hughes, K. Geminder, and D. Corson, \"Dynamically providing a news feed about a user of a social network,\" 2010."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/3192366.3192374"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","unstructured":"J. L. Henning \"Spec cpu2006 benchmark descriptions \" SIGARCH Comp. Arch. News 2006. 10.1145\/1186736.1186737","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_20_1","volume-title":"A Workload Characterization of the SPEC CPU2017 Benchmark Suite,\" in International Symposium on Performance Analysis of Systems and Software","author":"Limaye A.","year":"2018","unstructured":"A. Limaye and T. Adegbija, \"A Workload Characterization of the SPEC CPU2017 Benchmark Suite,\" in International Symposium on Performance Analysis of Systems and Software, 2018."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2150982"},{"key":"e_1_3_2_1_22_1","author":"Gan Y.","year":"2018","unstructured":"Y. Gan and C. Delimitrou, \"The Architectural Implications of Cloud Microservices,\" IEEE Computer Architecture Letters, 2018.","journal-title":"\"The Architectural Implications of Cloud Microservices,\" IEEE Computer Architecture Letters"},{"key":"e_1_3_2_1_23_1","volume-title":"Memory Hierarchy for Web Search,\" in International Symposium on High Performance Computer Architecture (HPCA)","author":"Ayers G.","year":"2018","unstructured":"G. Ayers, J. H. Ahn, C. Kozyrakis, and P. Ranganathan, \"Memory Hierarchy for Web Search,\" in International Symposium on High Performance Computer Architecture (HPCA), 2018."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/2886379"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2714064.2660199"},{"key":"e_1_3_2_1_26_1","volume-title":"Understanding user beliefs about algorithmic curation in the facebook news feed,\" in ACM conference on human factors in computing systems","author":"Rader E.","year":"2015","unstructured":"E. Rader and R. Gray, \"Understanding user beliefs about algorithmic curation in the facebook news feed,\" in ACM conference on human factors in computing systems, 2015."},{"key":"e_1_3_2_1_27_1","volume-title":"Exposure to ideologically diverse news and opinion on Facebook,\" Science","author":"Bakshy E.","year":"2015","unstructured":"E. Bakshy, S. Messing, and L. A. Adamic, \"Exposure to ideologically diverse news and opinion on Facebook,\" Science, 2015."},{"key":"e_1_3_2_1_28_1","volume-title":"Applied Machine Learning at Facebook: A Datacenter Infrastructure Perspective,\" in International Symposium on High Performance Computer Architecture","author":"Hazelwood K.","year":"2018","unstructured":"K. Hazelwood, S. Bird, D. Brooks, S. Chintala, U. Diril, D. Dzhulgakov, M. Fawzy, B. Jia, Y. Jia, and A. Kalro, \"Applied Machine Learning at Facebook: A Datacenter Infrastructure Perspective,\" in International Symposium on High Performance Computer Architecture, 2018."},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2213836.2213957"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.5555\/2505464"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.38"},{"key":"e_1_3_2_1_32_1","unstructured":"\"Unlock system performance in dynamic environments.\" https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/resource-director-technology.html."},{"key":"e_1_3_2_1_33_1","unstructured":"C. Intel \"Improving Real-Time Performance by Utilizing Cache Allocation Technology \" Intel Corporation April 2015."},{"key":"e_1_3_2_1_34_1","unstructured":"\"Code and Data Prioritization - Introduction and Usage Models in the Intel Xeon Processor E5 v4 Family.\" https:\/\/software.intel.com\/en-us\/articles\/introduction-to-code-and-data-prioritization-with-usage-models."},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/1989323.1989438"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.14778\/2824032.2824078"},{"key":"e_1_3_2_1_37_1","volume-title":"Bull.","author":"Aiyer A. S.","year":"2012","unstructured":"A. S. Aiyer, M. Bautin, G. J. Chen, P. Damania, P. Khemani, K. Muthukkaruppan, K. Ranganathan, N. Spiegelberg, L. Tang, and M. Vaidya, \"Storage infrastructure behind Facebook messages: Using HBase at scale,\" IEEE Data Eng. Bull., 2012."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.68"},{"key":"e_1_3_2_1_39_1","unstructured":"\"Emon user's guide.\" https:\/\/software.intel.com\/en-us\/download\/emon-user-guide."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.5555\/1404014.1404019"},{"key":"e_1_3_2_1_41_1","unstructured":"\"Intel and Micron Produce Breakthrough Memory Technology.\" https:\/\/newsroom.intel.com\/news-releases\/intel-and-micron-produce-breakthrough-memory-technology\/."},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3192366.3192367"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080229"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2012.19"},{"key":"e_1_3_2_1_45_1","volume-title":"Taming the Killer Microsecond,\" in International Symposium on Microarchitecture","author":"Cho S.","year":"2018","unstructured":"S. Cho, A. Suresh, T. Palit, M. Ferdman, and N. Honarmand, \"Taming the Killer Microsecond,\" in International Symposium on Microarchitecture, 2018."},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/3015146"},{"key":"e_1_3_2_1_47_1","volume-title":"Enhancing server efficiency in the face of killer microseconds,\" in International Symposium on High Performance Computer Architecture","author":"Mirhosseini A.","year":"2019","unstructured":"A. Mirhosseini, A. Sriraman, and T. F. Wenisch, \"Enhancing server efficiency in the face of killer microseconds,\" in International Symposium on High Performance Computer Architecture, 2019."},{"key":"e_1_3_2_1_48_1","volume-title":"Hiding the Microsecond-Scale Latency of Storage-Class Memories with Duplexity,\" in Annual Non-Volative Memories Workshop","author":"Mirhosseini A.","year":"2019","unstructured":"A. Mirhosseini, A. Sriraman, and T. F. Wenisch, \"Hiding the Microsecond-Scale Latency of Storage-Class Memories with Duplexity,\" in Annual Non-Volative Memories Workshop, 2019."},{"key":"e_1_3_2_1_49_1","volume-title":"Accurate Sharing dEtection and Repair,\" in International Symposium on High Performance Computer Architecture","author":"Luo L.","year":"2016","unstructured":"L. Luo, A. Sriraman, B. Fugate, S. Hu, G. Pokam, C. J. Newburn, and J. Devietti, \"LASER: Light, Accurate Sharing dEtection and Repair,\" in International Symposium on High Performance Computer Architecture, 2016."},{"key":"e_1_3_2_1_50_1","volume-title":"Performance-Efficient Notification Paradigms for Disaggregated OLDI Microservices,\" in Workshop on Resource Disaggregation","author":"Sriraman A.","year":"2019","unstructured":"A. Sriraman and T. F. Wenisch, \"Performance-Efficient Notification Paradigms for Disaggregated OLDI Microservices,\" in Workshop on Resource Disaggregation, 2019."},{"key":"e_1_3_2_1_51_1","volume-title":"Deconstructing the Tail at Scale Effect Across Network Protocols,\" The Annual Workshop on Duplicating, Deconstructing, and Debunking","author":"Sriraman A.","year":"2016","unstructured":"A. Sriraman, S. Liu, S. Gunbay, S. Su, and T. F. Wenisch, \"Deconstructing the Tail at Scale Effect Across Network Protocols,\" The Annual Workshop on Duplicating, Deconstructing, and Debunking, 2016."},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","unstructured":"D. Tsafrir \"The context-switch overhead inflicted by hardware interrupts (and the enigma of do-nothing loops) \" in Workshop on Experimental computer science 2007. 10.1145\/1281700.1281704","DOI":"10.1145\/1281700.1281704"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1145\/1281700.1281702"},{"key":"e_1_3_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2012.01.020"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.5555\/2616448.2616493"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.5555\/2685048.2685053"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.5555\/2387880.2387913"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/3232755.3232767"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2013.17"},{"key":"e_1_3_2_1_60_1","unstructured":"T. R. Learmont \"Fine-grained consistency mechanism for optimistic concurrency control using lock groups \" 2001."},{"key":"e_1_3_2_1_61_1","volume-title":"Dynamic thread pool tuning techniques","author":"Blythe C. J.","year":"2007","unstructured":"C. J. Blythe, G. A. Cuomo, E. A. Daughtrey, and M. R. Hogstrom, \"Dynamic thread pool tuning techniques,\" 2007."},{"key":"e_1_3_2_1_62_1","unstructured":"A. Starovoitov \"BPF in LLVM and kernel \" in Linux Plumbers Conference 2015."},{"key":"e_1_3_2_1_63_1","volume-title":"Deep-dive analysis of the data analytics workload in cloudsuite,\" in International Symposium on Workload Characterization","author":"Yasin A.","year":"2014","unstructured":"A. Yasin, Y. Ben-Asher, and A. Mendelson, \"Deep-dive analysis of the data analytics workload in cloudsuite,\" in International Symposium on Workload Characterization, 2014."},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/2854038.2854044"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2017.7863733"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555779"},{"key":"e_1_3_2_1_67_1","first-page":"2017","volume":"2017","author":"Papadakis I.","year":"2017","unstructured":"I. Papadakis, K. Nikas, V. Karakostas, G. Goumas, and N. Koziris, \"Improving QoS and Utilisation in modern multi-core servers with Dynamic Cache Partitioning,\" in Proceedings of the Joined Workshops COSH 2017 and VisorHPC 2017, 2017.","journal-title":"\"Improving QoS and Utilisation in modern multi-core servers with Dynamic Cache Partitioning,\" in Proceedings of the Joined Workshops COSH"},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337217"},{"key":"e_1_3_2_1_69_1","volume-title":"Scalable Distributed Shared Last-Level TLBs Using Low-Latency Interconnects,\" in International Symposium on Microarchitecture","author":"Bharadwaj S.","year":"2018","unstructured":"S. Bharadwaj, G. Cox, T. Krishna, and A. Bhattacharjee, \"Scalable Distributed Shared Last-Level TLBs Using Low-Latency Interconnects,\" in International Symposium on Microarchitecture, 2018."},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173178"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037705"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1145\/3037697.3037704"},{"key":"e_1_3_2_1_73_1","volume-title":"Increasing TLB reach by exploiting clustering in page translations,\" in International Symposium on High Performance Computer Architecture","author":"Pham B.","year":"2014","unstructured":"B. Pham, A. Bhattacharjee, Y. Eckert, and G. H. Loh, \"Increasing TLB reach by exploiting clustering in page translations,\" in International Symposium on High Performance Computer Architecture, 2014."},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.32"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749471"},{"key":"e_1_3_2_1_76_1","unstructured":"\"Intel Memory Latency Checker v3.6.\" https:\/\/software.intel.com\/en-us\/articles\/intelr-memory-latency-checker."},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-01743-8"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2012.6189204"},{"key":"e_1_3_2_1_79_1","volume-title":"code name Skylake deep dive: A new architecture to manage power performance and energy efficiency,\" in Intel Developer Forum","author":"Rotem E.","year":"2015","unstructured":"E. Rotem, \"Intel architecture, code name Skylake deep dive: A new architecture to manage power performance and energy efficiency,\" in Intel Developer Forum, 2015."},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2015.70"},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.1145\/2318916.2318925"},{"key":"e_1_3_2_1_82_1","unstructured":"\"Intel resource director technology (rdt) in linux.\" https:\/\/01.org\/intel-rdt-linux."},{"key":"e_1_3_2_1_83_1","unstructured":"\"Disclosure of H\/W prefetcher control on some Intel processors.\" https:\/\/software.intel.com\/en-us\/articles\/disclosure-of-hw-prefetcher-control-on-some-intel-processors."},{"key":"e_1_3_2_1_84_1","unstructured":"A. Arcangeli \"Transparent hugepage support \" in KVM forum 2010."},{"key":"e_1_3_2_1_85_1","volume-title":"X-xen: huge page support in xen,\" in Linux Symposium","author":"Gadre A. S.","year":"2011","unstructured":"A. S. Gadre, K. Kabra, A. Vasani, and K. Darak, \"X-xen: huge page support in xen,\" in Linux Symposium, 2011."},{"key":"e_1_3_2_1_86_1","volume-title":"Hill-climbing search,\" Encyclopedia of Cognitive Science","author":"Selman B.","year":"2006","unstructured":"B. Selman and C. P. Gomes, \"Hill-climbing search,\" Encyclopedia of Cognitive Science, 2006."},{"key":"e_1_3_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1196112"},{"key":"e_1_3_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1145\/1394608.1382148"},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816002"},{"key":"e_1_3_2_1_90_1","doi-asserted-by":"publisher","DOI":"10.1145\/1629575.1629577"},{"key":"e_1_3_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.5555\/548716.822671"},{"key":"e_1_3_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1145\/279361.279363"},{"key":"e_1_3_2_1_93_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665678"},{"key":"e_1_3_2_1_94_1","volume-title":"Characterizing data analysis workloads in data centers,\" in International Symposium on Workload Characterization","author":"Jia Z.","year":"2013","unstructured":"Z. Jia, L. Wang, J. Zhan, L. Zhang, and C. Luo, \"Characterizing data analysis workloads in data centers,\" in International Symposium on Workload Characterization, 2013."},{"key":"e_1_3_2_1_95_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.73"},{"key":"e_1_3_2_1_96_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830792"},{"key":"e_1_3_2_1_97_1","volume-title":"MeNa: A memory navigator for modern hardware in a scale-out environment,\" in International Symposium on Workload Characterization","author":"Makrani H. M.","year":"2017","unstructured":"H. M. Makrani and H. Homayoun, \"MeNa: A memory navigator for modern hardware in a scale-out environment,\" in International Symposium on Workload Characterization, 2017."},{"key":"e_1_3_2_1_98_1","volume-title":"Adrenaline: Pinpointing and Reining in Tail Queries with Quick Voltage Boosting,\" in International Symposium on High Performance Computer Architecture","author":"Hsu C.-H.","year":"2015","unstructured":"C.-H. Hsu, Y. Zhang, M. A. Laurenzano, D. Meisner, T. Wenisch, L. Tang, J. Mars, and R. Dreslinski, \"Adrenaline: Pinpointing and Reining in Tail Queries with Quick Voltage Boosting,\" in International Symposium on High Performance Computer Architecture, 2015."},{"key":"e_1_3_2_1_99_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830797"},{"key":"e_1_3_2_1_100_1","doi-asserted-by":"publisher","DOI":"10.1145\/2806777.2806848"},{"key":"e_1_3_2_1_101_1","doi-asserted-by":"publisher","unstructured":"M. E. Haque Y. He S. Elnikety T. D. Nguyen R. Bianchini and K. S. McKinley \"Exploiting Heterogeneity for Tail Latency and Energy Efficiency \" in International Symposium on Microarchitecture 2017. 10.1145\/3123939.3123956","DOI":"10.1145\/3123939.3123956"},{"key":"e_1_3_2_1_102_1","doi-asserted-by":"publisher","DOI":"10.1145\/2967938.2967964"},{"key":"e_1_3_2_1_103_1","doi-asserted-by":"publisher","DOI":"10.1145\/3232559"},{"key":"e_1_3_2_1_104_1","doi-asserted-by":"publisher","DOI":"10.1145\/2896377.2901453"},{"key":"e_1_3_2_1_105_1","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818973"},{"key":"e_1_3_2_1_106_1","volume-title":"An effective dram cache architecture for scale-out servers,\" tech. rep","author":"Volos S.","year":"2016","unstructured":"S. Volos, D. Jevdjic, B. Falsafi, and B. Grot, \"An effective dram cache architecture for scale-out servers,\" tech. rep., 2016."},{"key":"e_1_3_2_1_107_1","volume-title":"Reducing DRAM Latency via Charge-Level-Aware Look-Ahead Partial Restoration,\" in International Symposium on Microarchitecture","author":"Wang Y.","year":"2018","unstructured":"Y. Wang, A. Tavakkol, L. Orosa, S. Ghose, N. Ghiasi, M. Patel, J. S. Kim, H. Hassan, M. Sadrosadati, and O. Mutlu, \"Reducing DRAM Latency via Charge-Level-Aware Look-Ahead Partial Restoration,\" in International Symposium on Microarchitecture, 2018."},{"key":"e_1_3_2_1_108_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830785"},{"key":"e_1_3_2_1_109_1","doi-asserted-by":"publisher","DOI":"10.1145\/2670979.2670988"},{"key":"e_1_3_2_1_110_1","doi-asserted-by":"publisher","DOI":"10.5555\/2388996.2389066"},{"key":"e_1_3_2_1_111_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155650"},{"key":"e_1_3_2_1_112_1","doi-asserted-by":"publisher","DOI":"10.1145\/2465351.2465388"},{"key":"e_1_3_2_1_113_1","doi-asserted-by":"publisher","DOI":"10.5555\/2482626.2482658"},{"key":"e_1_3_2_1_114_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000099"},{"key":"e_1_3_2_1_115_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485975"},{"key":"e_1_3_2_1_116_1","doi-asserted-by":"publisher","DOI":"10.1145\/2451116.2451125"},{"key":"e_1_3_2_1_117_1","doi-asserted-by":"publisher","DOI":"10.5555\/3026959.3026988"},{"key":"e_1_3_2_1_118_1","volume-title":"Esp: A machine learning approach to predicting application interference,\" in International Conference on Autonomic Computing","author":"Mishra N.","year":"2017","unstructured":"N. Mishra, J. D. Lafferty, and H. Hoffmann, \"Esp: A machine learning approach to predicting application interference,\" in International Conference on Autonomic Computing, 2017."}],"event":{"name":"ISCA '19: The 46th Annual International Symposium on Computer Architecture","location":"Phoenix Arizona","acronym":"ISCA '19","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS\\DATC IEEE Computer Society"]},"container-title":["Proceedings of the 46th International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3307650.3322227","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3307650.3322227","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:13:38Z","timestamp":1750202018000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3307650.3322227"}},"subtitle":["optimizing server architectures for microservice diversity @scale"],"short-title":[],"issued":{"date-parts":[[2019,6,22]]},"references-count":118,"alternative-id":["10.1145\/3307650.3322227","10.1145\/3307650"],"URL":"https:\/\/doi.org\/10.1145\/3307650.3322227","relation":{},"subject":[],"published":{"date-parts":[[2019,6,22]]},"assertion":[{"value":"2019-06-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}