{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T06:43:45Z","timestamp":1769841825194,"version":"3.49.0"},"publisher-location":"New York, NY, USA","reference-count":64,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,22]],"date-time":"2019-06-22T00:00:00Z","timestamp":1561161600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,22]]},"DOI":"10.1145\/3307650.3322229","type":"proceedings-article","created":{"date-parts":[[2019,6,14]],"date-time":"2019-06-14T12:42:33Z","timestamp":1560516153000},"page":"736-749","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":30,"title":["Stream-based memory access specialization for general purpose processors"],"prefix":"10.1145","author":[{"given":"Zhengrong","family":"Wang","sequence":"first","affiliation":[{"name":"University of California"}]},{"given":"Tony","family":"Nowatzki","sequence":"additional","affiliation":[{"name":"University of California"}]}],"member":"320","published-online":{"date-parts":[[2019,6,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306794"},{"key":"e_1_3_2_1_2_1","first-page":"76","article-title":"Cortexsuite: A synthetic brain benchmark suite","author":"Thomas S.","year":"2014","unstructured":"S. Thomas, C. Gohkale, E. Tanuwidjaja, T. Chong, D. Lau, S. Garcia, and M. B. Taylor, \"Cortexsuite: A synthetic brain benchmark suite.\" in IISWC, pp. 76--79, 2014.","journal-title":"IISWC"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.5"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155623"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.51"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.17"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750380"},{"key":"e_1_3_2_1_8_1","first-page":"565","volume-title":"Needle: Leveraging program analysis to analyze and extract accelerators from whole programs","author":"Kumar S.","year":"2017","unstructured":"S. Kumar, N. Sumner, V. Srinivasan, S. Margerm, and A. Shriraman, \"Needle: Leveraging program analysis to analyze and extract accelerators from whole programs,\" pp. 565--576, Feb 2017."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195698"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"M. Horowitz \"1.1 computing's energy problem (and what we can do about it) \" in 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) pp. 10--14 Feb 2014.","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.5555\/800048.801719"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.918001"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956540"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541961"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080255"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.33"},{"key":"e_1_3_2_1_17_1","first-page":"1","volume-title":"Coram++: Supporting data-structure-specific memory interfaces for fpga computing,\" in 25th International Conference on Field Programmable Logic and Applications (FPL)","author":"Weisz G.","year":"2015","unstructured":"G. Weisz and J. C. Hoe, \"Coram++: Supporting data-structure-specific memory interfaces for fpga computing,\" in 25th International Conference on Field Programmable Logic and Applications (FPL), pp. 1--8, Sept 2015."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750390"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00027"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00074"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/139669.140380"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.5555\/527072.822633"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000079"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830800"},{"key":"e_1_3_2_1_25_1","volume-title":"Conservation Cores: Reducing the Energy of Mature Computations,\" in ASPLOS '10","author":"Venkatesh G.","unstructured":"G. Venkatesh, J. Sampson, N. Goulding, S. Garcia, V. Bryksin, J. Lugo-Martinez, S. Swanson, and M. B. Taylor, \"Conservation Cores: Reducing the Energy of Mature Computations,\" in ASPLOS '10."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.18"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304025"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/125826.125932"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830807"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1150019.1136508"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/1080695.1069989"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555766"},{"key":"e_1_3_2_1_33_1","volume-title":"ACM","author":"Jain A.","year":"2013","unstructured":"A. Jain and C. Lin, \"Linearizing irregular memory accesses for improved correlated prefetching,\" in Proceedings of the 46th Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 247--259, ACM, 2013."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/325096.325162"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360135"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379248"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.5555\/580550.876429"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/384285.379246"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304052"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379251"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2008.224"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346187"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771800"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/106975.106979"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","unstructured":"N. Kohout S. Choi D. Kim and D. Yeung \"Multi-chain prefetching: effective exploitation of inter-chain memory parallelism for pointer-chasing codes \" in Proceedings 2001 International Conference on Parallel Architectures and Compilation Techniques pp. 268--279 2001.","DOI":"10.5555\/645988.674157"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/986533.986536"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.70816"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/2000064.2000075"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/2716282.2716283"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/2370816.2370860"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771793"},{"key":"e_1_3_2_1_53_1","first-page":"76","volume-title":"Coordinated static and dynamic cache bypassing for gpus,\" in 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA)","author":"Xie X.","year":"2015","unstructured":"X. Xie, Y. Liang, Y. Wang, G. Sun, and T. Wang, \"Coordinated static and dynamic cache bypassing for gpus,\" in 2015 IEEE 21st International Symposium on High Performance Computer Architecture (HPCA), pp. 76--88, Feb 2015."},{"key":"e_1_3_2_1_54_1","first-page":"710","volume-title":"Nachos: Software-driven hardware-assisted memory disambiguation for accelerators,\" in 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA)","author":"Vedula N.","year":"2018","unstructured":"N. Vedula, A. Shriraman, S. Kumar, and W. N. Sumner, \"Nachos: Software-driven hardware-assisted memory disambiguation for accelerators,\" in 2018 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 710--723, IEEE, 2018."},{"key":"e_1_3_2_1_55_1","first-page":"244","volume-title":"The Twelfth International Symposium on","author":"Huang R.","year":"2006","unstructured":"R. Huang, A. Garg, and M. Huang, \"Software-hardware cooperative memory disambiguation,\" in High-Performance Computer Architecture, 2006. The Twelfth International Symposium on, pp. 244--253, IEEE, 2006."},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"e_1_3_2_1_57_1","first-page":"198","volume-title":"IEE Proceedings-","author":"Kim I.","year":"2004","unstructured":"I. Kim and M. H. Lipasti, \"Understanding scheduling replay schemes,\" in Software, IEE Proceedings-, pp. 198--209, IEEE, 2004."},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_59_1","first-page":"97","volume-title":"ISCA '14, (Piscataway, NJ, USA)","author":"Shao Y. S.","year":"2014","unstructured":"Y. S. Shao, B. Reagen, G.-Y. Wei, and D. Brooks, \"Aladdin: A pre-rtl, power-performance accelerator simulator enabling large design space exploration of customized architectures,\" in Proceeding of the 41st Annual International Symposium on Computer Architecuture, ISCA '14, (Piscataway, NJ, USA), pp. 97--108, IEEE Press, 2014."},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195697"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872362.2872412"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2476801"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","unstructured":"S. Li J. H. Ahn R. D. Strong J. B. Brockman D. M. Tullsen and N. P. Jouppi \"Mcpat: an integrated power area and timing modeling framework for multicore and manycore architectures \" in MICRO '09. 10.1145\/1669112.1669172","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.5555\/645988.674158"}],"event":{"name":"ISCA '19: The 46th Annual International Symposium on Computer Architecture","location":"Phoenix Arizona","acronym":"ISCA '19","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS\\DATC IEEE Computer Society"]},"container-title":["Proceedings of the 46th International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3307650.3322229","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3307650.3322229","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:13:38Z","timestamp":1750202018000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3307650.3322229"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,22]]},"references-count":64,"alternative-id":["10.1145\/3307650.3322229","10.1145\/3307650"],"URL":"https:\/\/doi.org\/10.1145\/3307650.3322229","relation":{},"subject":[],"published":{"date-parts":[[2019,6,22]]},"assertion":[{"value":"2019-06-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}