{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T01:46:32Z","timestamp":1773193592672,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":47,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,22]],"date-time":"2019-06-22T00:00:00Z","timestamp":1561161600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/501100003725","name":"National Research Foundation of Korea","doi-asserted-by":"publisher","award":["2017R1A2B2005416"],"award-info":[{"award-number":["2017R1A2B2005416"]}],"id":[{"id":"10.13039\/501100003725","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003662","name":"Korea Evaluation Institute of Industrial Technology","doi-asserted-by":"publisher","award":["10077609"],"award-info":[{"award-number":["10077609"]}],"id":[{"id":"10.13039\/501100003662","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,22]]},"DOI":"10.1145\/3307650.3322232","type":"proceedings-article","created":{"date-parts":[[2019,6,14]],"date-time":"2019-06-14T12:42:33Z","timestamp":1560516153000},"page":"385-396","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":76,"title":["TWiCe"],"prefix":"10.1145","author":[{"given":"Eojin","family":"Lee","sequence":"first","affiliation":[{"name":"Seoul National University"}]},{"given":"Ingab","family":"Kang","sequence":"additional","affiliation":[{"name":"Seoul National University"}]},{"given":"Sukhan","family":"Lee","sequence":"additional","affiliation":[{"name":"Samsung Eletronics"}]},{"given":"G. Edward","family":"Suh","sequence":"additional","affiliation":[{"name":"Cornell University"}]},{"given":"Jung Ho","family":"Ahn","sequence":"additional","affiliation":[{"name":"Seoul National University"}]}],"member":"320","published-online":{"date-parts":[[2019,6,22]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Zelalem Birhanu Aweke, and Todd Austin","author":"Aga Misiker Tadesse","year":"2017","unstructured":"Misiker Tadesse Aga, Zelalem Birhanu Aweke, and Todd Austin. 2017. When Good Protections Go Bad: Exploiting Anti-DoS Measures to Accelerate Rowhammer Attacks. In IEEE HOST."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2008.13"},{"key":"e_1_3_2_1_3_1","volume-title":"Jouppi","author":"Ahn Jung Ho","year":"2013","unstructured":"Jung Ho Ahn, Sheng Li, Seongil O, and Norman P. Jouppi. 2013. McSimA+: A Manycore Simulator with Application-level+ Simulation and Detailed Microarchitecture Modeling. In ISPASS."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195699"},{"key":"e_1_3_2_1_5_1","volume-title":"The GAP Benchmark Suite. arXiv preprint arXiv:1508.03619","author":"Beamer Scott","year":"2015","unstructured":"Scott Beamer, Krste Asanovi\u0107, and David Patterson. 2015. The GAP Benchmark Suite. arXiv preprint arXiv:1508.03619 (2015)."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2417540"},{"key":"e_1_3_2_1_7_1","volume-title":"Joo Sun Choi, Gyo Young Jin, Young Hoon Son, Hyunyoon Cho, Jung Ho Ahn, and Nam Sung Kim.","author":"Cha Sanguhn","year":"2017","unstructured":"Sanguhn Cha, Seongil O, Hyunsung Shin, Sangjoon Hwang, Kwangil Park, Seong Jin Jang, Joo Sun Choi, Gyo Young Jin, Young Hoon Son, Hyunyoon Cho, Jung Ho Ahn, and Nam Sung Kim. 2017. Defect Analysis and Cost-Effective Resilience Architecture for Future DRAM Devices. In HPCA."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.38"},{"key":"e_1_3_2_1_9_1","unstructured":"Mohsen Ghasempour Mikel Lujan and Jim Garside. 2015. A Run-time Memory Hot-row Detector. http:\/\/apt.cs.manchester.ac.uk\/projects\/ARMOR\/RowHammer\/."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/1241601.1241618"},{"key":"e_1_3_2_1_11_1","volume-title":"These are Not Your Grand Daddys CPU Performance Counters - CPU Hardware Performance Counters for Security. Black Hat Briefings","author":"Herath Nishad","year":"2015","unstructured":"Nishad Herath and Anders Fogh. 2015. These are Not Your Grand Daddys CPU Performance Counters - CPU Hardware Performance Counters for Security. Black Hat Briefings (2015)."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/2508989"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","unstructured":"Michael Huang Jose Renau Seung-Moon Yoo and Josep Torrellas. 2001. L1 Data Cache Decomposition for Energy Efficiency. In ISLPED. 10.1145\/383082.383086","DOI":"10.1145\/383082.383086"},{"key":"e_1_3_2_1_14_1","unstructured":"Intel. 2017. Xeon Processor E5 v3 Product Family: Specification Update."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.5555\/1543376"},{"key":"e_1_3_2_1_16_1","unstructured":"JEDEC. 2009. Graphic Double Data Rate 5 (GDDR5) Specification."},{"key":"e_1_3_2_1_17_1","unstructured":"JEDEC. 2012. DDR4 SDRAM Standard. JESD79-4B."},{"key":"e_1_3_2_1_18_1","unstructured":"JEDEC. 2014. Low Power Double Data Rate 4 (LPDDR4). JESD209-4B."},{"key":"e_1_3_2_1_19_1","unstructured":"JEDEC. 2015. 288-Pin 1.2 V (VDD) PC4-1600\/PC4-1866\/PC4-2133\/PC4-2400\/PC4-2666\/PC4-3200 DDR4 SDRAM Load Reduced DIMM Design Specification."},{"key":"e_1_3_2_1_20_1","unstructured":"JEDEC. 2015. 288-Pin 1.2 V (VDD) PC4-1600\/PC4-1866\/PC4-2133\/PC4-2400\/PC4-2666\/PC4-3200 DDR4 SDRAM Registered DIMM Design Specification."},{"key":"e_1_3_2_1_21_1","unstructured":"JEDEC. 2016. DDR4 Registering Clock Driver. JESD82-31."},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155624"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"crossref","unstructured":"Harshad Kasture and Daniel Sanchez. 2016. TailBench: A Benchmark Suite and Evaluation Methodology for Latency-Critical Applications. In IISWC.","DOI":"10.1109\/IISWC.2016.7581261"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/1557425"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2014.2332177"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.5555\/2665671.2665726"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2017.2787674"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.5555\/2616448.2616488"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2749475"},{"key":"e_1_3_2_1_30_1","unstructured":"Micron. 2016. DDR4 SDRAM System-Power Calculator."},{"key":"e_1_3_2_1_31_1","volume-title":"A Retrospective. arXiv preprint arXiv:1904.09724","author":"Mutlu Ornur","year":"2019","unstructured":"Ornur Mutlu and Jeremie S Kim. 2019. RowHammer: A Retrospective. arXiv preprint arXiv:1904.09724 (2019)."},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","unstructured":"Onur Mutlu and Thomas Moscibroda. 2008. Parallelism-Aware Batch Scheduling: Enhancing both Performance and Fairness of Shared DRAM Systems. In ISCA. 10.1109\/ISCA.2008.7","DOI":"10.1109\/ISCA.2008.7"},{"key":"e_1_3_2_1_33_1","unstructured":"NCSU. 2011. FreePDK45. https:\/\/www.eda.ncsu.edu\/wiki\/FreePDK45:Contents."},{"key":"e_1_3_2_1_34_1","volume-title":"Experiments and Root Cause Analysis for Active-precharge Hammering Fault in DDR3 SDRAM Under 3\u00d7 nm Technology. Microelectronics Reliability 57","author":"Park Kyungbae","year":"2016","unstructured":"Kyungbae Park, Chulseung Lim, Donghyuk Yun, and Sanghyeon Baeg. 2016. Experiments and Root Cause Analysis for Active-precharge Hammering Fault in DDR3 SDRAM Under 3\u00d7 nm Technology. Microelectronics Reliability 57 (2016)."},{"key":"e_1_3_2_1_35_1","volume-title":"A Memo on Exploration of SPLASH-2 Input Sets","author":"PARSEC Group","year":"2011","unstructured":"PARSEC Group. 2011. A Memo on Exploration of SPLASH-2 Input Sets. Princeton University (2011)."},{"key":"e_1_3_2_1_36_1","volume-title":"USENIX Security Symposium.","author":"Razavi Kaveh","year":"2016","unstructured":"Kaveh Razavi, Ben Gras, Erik Bosman, Bart Preneel, Cristiano Giuffrida, and Herbert Bos. 2016. Flip Feng Shui: Hammering a Needle in the Software Stack. In USENIX Security Symposium."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.40"},{"key":"e_1_3_2_1_38_1","volume-title":"Exploiting the DRAM Rowhammer Bug to Gain Kernel Privileges. Black Hat 15","author":"Seaborn Mark","year":"2015","unstructured":"Mark Seaborn and Thomas Dullien. 2015. Exploiting the DRAM Rowhammer Bug to Gain Kernel Privileges. Black Hat 15 (2015)."},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","unstructured":"Mohammad Seyedzadeh Alex Jones and Rami Melhem. 2018. Mitigating Word-line Crosstalk using Adaptive Trees of Counters. In ISCA. 10.1109\/ISCA.2018.00057","DOI":"10.1109\/ISCA.2018.00057"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2016.2614497"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","unstructured":"Timothy Sherwood Erez Perelman Greg Hamerly and Brad Calder. 2002. Automatically Characterizing Large Scale Program Behavior. In ASPLOS. 10.1145\/605397.605403","DOI":"10.1145\/605397.605403"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2752839"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","unstructured":"Mungyu Son Hyunsun Park Junwhan Ahn and Sungjoo Yoo. 2017. Making DRAM Stronger Against Row Hammering. In DAC. 10.1145\/3061639.3062281","DOI":"10.1145\/3061639.3062281"},{"key":"e_1_3_2_1_44_1","volume-title":"Nam Sung Kim, and Jung Ho Ahn","author":"Son Young Hoon","year":"2015","unstructured":"Young Hoon Son, Sukhan Lee, Seongil O, Sanghyuk Kwon, Nam Sung Kim, and Jung Ho Ahn. 2015. CiDRA: A Cache-inspired DRAM Resilience Architecture. In HPCA."},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978406"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2891260"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"crossref","unstructured":"Xianwei Zhang Youtao Zhang Bruce R. Childer and Jun Yang. 2017. DrMP: Mixed Precision-Aware DRAM for High Performance Approximate and Precise Computing. In PACT.","DOI":"10.1109\/PACT.2017.34"}],"event":{"name":"ISCA '19: The 46th Annual International Symposium on Computer Architecture","location":"Phoenix Arizona","acronym":"ISCA '19","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS\\DATC IEEE Computer Society"]},"container-title":["Proceedings of the 46th International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3307650.3322232","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3307650.3322232","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:54:05Z","timestamp":1750204445000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3307650.3322232"}},"subtitle":["preventing row-hammering by exploiting time window counters"],"short-title":[],"issued":{"date-parts":[[2019,6,22]]},"references-count":47,"alternative-id":["10.1145\/3307650.3322232","10.1145\/3307650"],"URL":"https:\/\/doi.org\/10.1145\/3307650.3322232","relation":{},"subject":[],"published":{"date-parts":[[2019,6,22]]},"assertion":[{"value":"2019-06-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}