{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:33:50Z","timestamp":1772724830833,"version":"3.50.1"},"publisher-location":"New York, NY, USA","reference-count":33,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,22]],"date-time":"2019-06-22T00:00:00Z","timestamp":1561161600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","award":["2844.001"],"award-info":[{"award-number":["2844.001"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["1813797, 1651945"],"award-info":[{"award-number":["1813797, 1651945"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,22]]},"DOI":"10.1145\/3307650.3322238","type":"proceedings-article","created":{"date-parts":[[2019,6,14]],"date-time":"2019-06-14T12:42:33Z","timestamp":1560516153000},"page":"346-359","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":18,"title":["Secure TLBs"],"prefix":"10.1145","author":[{"given":"Shuwen","family":"Deng","sequence":"first","affiliation":[{"name":"Yale University"}]},{"given":"Wenjie","family":"Xiong","sequence":"additional","affiliation":[{"name":"Yale University"}]},{"given":"Jakub","family":"Szefer","sequence":"additional","affiliation":[{"name":"Yale University"}]}],"member":"320","published-online":{"date-parts":[[2019,6,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1007\/11935308_9"},{"key":"e_1_3_2_1_2_1","unstructured":"Daniel J Bernstein. 2005. Cache-Timing Attacks on AES. (2005)."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_16"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.5555\/3241094.3241161"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3214292.3214294"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2086696.2086714"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/18.641562"},{"key":"e_1_3_2_1_8_1","volume-title":"Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks. In USENIX Security Symposium. USENIX, 955--972","author":"Gras Ben","year":"2018","unstructured":"Ben Gras, Kaveh Razavi, Herbert Bos, and Cristiano Giuffrida. 2018. Translation Leak-aside Buffer: Defeating Cache Side-channel Protections with TLB Attacks. In USENIX Security Symposium. USENIX, 955--972."},{"key":"e_1_3_2_1_9_1","volume-title":"Intel\u00ae 64 and Ia-32 Architectures Software Developer's Manual","author":"Guide Part","year":"2011","unstructured":"Part Guide. 2011. Intel\u00ae 64 and Ia-32 Architectures Software Developer's Manual. Volume 3B: System programming Guide, Part 2 (2011)."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2011.22"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124546"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2013.23"},{"key":"e_1_3_2_1_13_1","volume-title":"IA-32 Architectures Software Developer's Manual","author":"Intel Intel","unstructured":"Intel Intel. 64. IA-32 Architectures Software Developer's Manual. Volume 3A: System Programming Guide, Part 1, 64 (64), 64."},{"key":"e_1_3_2_1_14_1","volume-title":"Spectre Attacks: Exploiting Speculative Execution. ArXiv e-prints (Jan.","author":"Kocher Paul","year":"2018","unstructured":"Paul Kocher, Daniel Genkin, Daniel Gruss, Werner Haas, Mike Hamburg, Moritz Lipp, Stefan Mangard, Thomas Prescher, Michael Schwarz, and Yuval Yarom. 2018. Spectre Attacks: Exploiting Speculative Execution. ArXiv e-prints (Jan. 2018). arXiv:1801.01203."},{"key":"e_1_3_2_1_15_1","volume-title":"Next Generation Intel\u00ae Micro-Architecture (Nehalem) Clocking Architecture. In Symposium on VLSI Circuits. IEEE, 62--63","author":"Kurd Nasser","year":"2008","unstructured":"Nasser Kurd, Jonathan Douglas, Praveen Mosalikanti, and Rajesh Kumar. 2008. Next Generation Intel\u00ae Micro-Architecture (Nehalem) Clocking Architecture. In Symposium on VLSI Circuits. IEEE, 62--63."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.14"},{"key":"e_1_3_2_1_17_1","volume-title":"ArXiv e-prints (Jan","author":"Lipp Moritz","year":"2018","unstructured":"Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas Prescher, Werner Haas, Stefan Mangard, Paul Kocher, Daniel Genkin, Yuval Yarom, and Mike Hamburg. 2018. Meltdown. ArXiv e-prints (Jan. 2018). arXiv:1801.01207"},{"key":"e_1_3_2_1_18_1","volume-title":"Random Fill Cache Architecture. In International Symposium on Microarchitecture (MICRO). IEEE, 203--215","author":"Liu Fangfei","year":"2014","unstructured":"Fangfei Liu and Ruby B Lee. 2014. Random Fill Cache Architecture. In International Symposium on Microarchitecture (MICRO). IEEE, 203--215."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1007\/11605805_1"},{"key":"e_1_3_2_1_20_1","unstructured":"Colin Percival. 2005. Cache Missing for Fun and Profit."},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.32"},{"key":"e_1_3_2_1_22_1","unstructured":"Efraim Rotem and Senior Principal Engineer. 2015. Intel Architecture Code Name Skylake Deep Dive: A New Architecture to Manage Power Performance and Energy Efficiency. In Intel Developer Forum."},{"key":"e_1_3_2_1_23_1","volume-title":"Survey of Microarchitectural Side and Covert Channels, Attacks, and Defenses. Journal of Hardware and Systems Security","author":"Szefer Jakub","year":"2018","unstructured":"Jakub Szefer. 2018. Survey of Microarchitectural Side and Covert Channels, Attacks, and Defenses. Journal of Hardware and Systems Security (2018), 1--16."},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/3277203.3277274"},{"key":"e_1_3_2_1_25_1","volume-title":"AMD-v Nested Paging. White paper","author":"Virtualization AMD","year":"2008","unstructured":"AMD Virtualization. 2008. AMD-v Nested Paging. White paper (2008)."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1145\/3133956.3134038"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898086"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250723"},{"key":"e_1_3_2_1_29_1","volume-title":"International Symposium on Microarchitecture (MICRO). IEEE, 83--93","author":"Wang Zhenghong","year":"2008","unstructured":"Zhenghong Wang and Ruby B Lee. 2008. A Novel Cache Architecture With Enhanced Performance and Security. In International Symposium on Microarchitecture (MICRO). IEEE, 83--93."},{"key":"e_1_3_2_1_30_1","volume-title":"InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy. In International Symposium on Microarchitecture (MICRO). IEEE, 428--441","author":"Yan Mengjia","year":"2018","unstructured":"Mengjia Yan, Jiho Choi, Dimitrios Skarlatos, Adam Morrison, Christopher W Fletcher, and Josep Torrellas. 2018. InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy. In International Symposium on Microarchitecture (MICRO). IEEE, 428--441."},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080222"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/2345156.2254078"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694372"}],"event":{"name":"ISCA '19: The 46th Annual International Symposium on Computer Architecture","location":"Phoenix Arizona","acronym":"ISCA '19","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS\\DATC IEEE Computer Society"]},"container-title":["Proceedings of the 46th International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3307650.3322238","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3307650.3322238","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3307650.3322238","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:54:06Z","timestamp":1750204446000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3307650.3322238"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,22]]},"references-count":33,"alternative-id":["10.1145\/3307650.3322238","10.1145\/3307650"],"URL":"https:\/\/doi.org\/10.1145\/3307650.3322238","relation":{},"subject":[],"published":{"date-parts":[[2019,6,22]]},"assertion":[{"value":"2019-06-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}