{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:29:15Z","timestamp":1750220955938,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":48,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,22]],"date-time":"2019-06-22T00:00:00Z","timestamp":1561161600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,22]]},"DOI":"10.1145\/3307650.3322267","type":"proceedings-article","created":{"date-parts":[[2019,6,14]],"date-time":"2019-06-14T12:42:33Z","timestamp":1560516153000},"page":"14-26","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":11,"title":["Post-silicon CPU adaptation made practical using machine learning"],"prefix":"10.1145","author":[{"given":"Stephen J.","family":"Tarsa","sequence":"first","affiliation":[{"name":"Intel Corporation"}]},{"given":"Rangeen Basu Roy","family":"Chowdhury","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]},{"given":"Julien","family":"Sebot","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]},{"given":"Gautham","family":"Chinya","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]},{"given":"Jayesh","family":"Gaur","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]},{"given":"Karthik","family":"Sankaranarayanan","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]},{"given":"Chit-Kwan","family":"Lin","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]},{"given":"Robert","family":"Chappell","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]},{"given":"Ronak","family":"Singhal","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]},{"given":"Hong","family":"Wang","sequence":"additional","affiliation":[{"name":"Intel Corporation"}]}],"member":"320","published-online":{"date-parts":[[2019,6,22]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"{n. d.}. Dell PowerEdge Updates Best Practices Guide. https:\/\/tinyurl.com\/y7ce6758."},{"key":"e_1_3_2_1_2_1","unstructured":"{n. d.}. Hewlett-Packard Enterprise SUM Best Practices Implementation Guide. https:\/\/tinyurl.com\/y85tp8a6."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2700832"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379265"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859650"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360165"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/2534500"},{"volume-title":"Maximizing cache Perf. under uncertainty","author":"Beckmann Nathan","key":"e_1_3_2_1_8_1","unstructured":"Nathan Beckmann and Daniel Sanchez. 2017. Maximizing cache Perf. under uncertainty. In HPCA. IEEE."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2008.4771801"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.5555\/520793.825753"},{"volume-title":"Dynamic cluster assignment mechanisms","author":"Canal Ramon","key":"e_1_3_2_1_11_1","unstructured":"Ramon Canal, Joan-Manuel Parcerisa, and Antonio Gonz\u00e1lez. 2000. Dynamic cluster assignment mechanisms. In HPCA. IEEE."},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.5555\/1032648.1033337"},{"key":"e_1_3_2_1_13_1","volume-title":"Anycore: A synthesizable rtl model for exploring and fabricating adaptive superscalar cores","author":"Roy Chowdhury Rangeen Basu","year":"2016","unstructured":"Rangeen Basu Roy Chowdhury, Anil K Kannepalli, Sungkwan Ku, and Eric Rotenberg. 2016. Anycore: A synthesizable rtl model for exploring and fabricating adaptive superscalar cores. In ISPASS. IEEE."},{"key":"e_1_3_2_1_14_1","unstructured":"Ryan Collett and Dorian Pyle. 2013. What Happens When Chip-Design Complexity Outpaces Productivity?"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.14"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","unstructured":"Stijn Eyerman Lieven Eeckhout Tejas Karkhanis and James E Smith. 2006. A Perf. counter architecture for computing accurate CPI components. In SIGOPS Operating Systems Review. ACM. 10.1145\/1168917.1168880","DOI":"10.1145\/1168917.1168880"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.5555\/266800.266815"},{"key":"e_1_3_2_1_18_1","volume-title":"In Workshop on Complexity Effective Design.","author":"Ghiasi Soraya","year":"2000","unstructured":"Soraya Ghiasi, Jason Casmira, and Dirk Grunwald. 2000. Using IPC variation in workloads with externally specified rates to reduce power consumption. In In Workshop on Complexity Effective Design."},{"key":"e_1_3_2_1_19_1","unstructured":"Linley Gwennap et al. 1996. Digital 21264 sets new standard. Microprocessor report (1996)."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3018112"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/1013235.1013249"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859637"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.21"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","unstructured":"Richard E Kessler. 1999. The alpha 21264 microprocessor. (1999).","DOI":"10.1109\/40.755465"},{"key":"e_1_3_2_1_25_1","volume-title":"HPCA","author":"Kim Wonyoung","year":"2008","unstructured":"Wonyoung Kim, Meeta S Gupta, Gu-Yeon Wei, and David Brooks. 2008. System level analysis of fast, per-core DVFS using on-chip switching regulators. In HPCA, 2008. IEEE."},{"key":"e_1_3_2_1_26_1","volume-title":"Adam: A method for stochastic optimization. arXiv preprint arXiv:1412.6980","author":"Kingma Diederik P","year":"2014","unstructured":"Diederik P Kingma and Jimmy Ba. 2014. Adam: A method for stochastic optimization. arXiv preprint arXiv:1412.6980 (2014)."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859664"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","unstructured":"Himabindu Lakkaraju Ece Kamar Rich Caruana and Eric Horvitz. 2017. Identifying Unknown Unknowns in the Open World: Representations and Policies for Guided Exploration.. In AAAI.","DOI":"10.5555\/3298483.3298546"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.5555\/822080.822803"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.37"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1990.110213"},{"key":"e_1_3_2_1_32_1","volume-title":"Workshop on Complexity-Effective Design.","author":"Marculescu Diana","year":"2000","unstructured":"Diana Marculescu. 2000. On the use of microarchitecture-driven dynamic voltage scaling. In Workshop on Complexity-Effective Design."},{"key":"e_1_3_2_1_33_1","unstructured":"Cade Metz. 2012. Ultimate Silicon Valley Perk: Custom Chips from Intel and AMD. Available at https:\/\/www.wired.com\/2012\/09\/intel-amd-custom-chips\/."},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","unstructured":"Shruti Padmanabha Andrew Lukefahr Reetuparna Das and Scott Mahlke. 2013. Trace based phase prediction for tightly-coupled heterogeneous cores. In MICRO. ACM. 10.1145\/2540708.2540746","DOI":"10.1145\/2540708.2540746"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"publisher","DOI":"10.1145\/264107.264201"},{"key":"e_1_3_2_1_36_1","volume-title":"Scikit-learn: Machine Learning in Python. Journal of Machine Learning Research","author":"Pedregosa F.","year":"2011","unstructured":"F. Pedregosa, G. Varoquaux, A. Gramfort, V. Michel, B. Thirion, O. Grisel, M. Blondel, P. Prettenhofer, R. Weiss, V. Dubourg, J. Vanderplas, A. Passos, D. Cournapeau, M. Brucher, M. Perrot, and E. Duchesnay. 2011. Scikit-learn: Machine Learning in Python. Journal of Machine Learning Research (2011)."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0055696"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2508148.2485924"},{"key":"e_1_3_2_1_39_1","volume-title":"A high-throughput screening approach to discovering good forms of biologically inspired visual representation. PLoS computational biology","author":"Pinto Nicolas","year":"2009","unstructured":"Nicolas Pinto, David Doukhan, James J DiCarlo, and David D Cox. 2009. A high-throughput screening approach to discovering good forms of biologically inspired visual representation. PLoS computational biology (2009)."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.23"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080212"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379016"},{"key":"e_1_3_2_1_43_1","unstructured":"Leendert van Dorn. 2017. Enabling cloud workloads through innovations in Silicon. Available at https:\/\/azure.microsoft.com\/en-us\/blog\/."},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540727"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.5555\/850924.851547"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.43"},{"key":"e_1_3_2_1_47_1","unstructured":"Hanan Youssef Sami Iqram and Scott Van Woudenberg. 2017. Compute Engine updates bring Skylake GA extended memory and more VM flexibility. Available at https:\/\/cloud.google.com\/blog\/products\/."},{"key":"e_1_3_2_1_48_1","unstructured":"Jason Zander. 2015. Building the Intelligent Cloud: Announcing New Azure Innovations to Transform Business. Available at https:\/\/azure.microsoft.com\/en-us\/blog\/."}],"event":{"name":"ISCA '19: The 46th Annual International Symposium on Computer Architecture","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS\\DATC IEEE Computer Society"],"location":"Phoenix Arizona","acronym":"ISCA '19"},"container-title":["Proceedings of the 46th International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3307650.3322267","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3307650.3322267","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:54:06Z","timestamp":1750204446000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3307650.3322267"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,22]]},"references-count":48,"alternative-id":["10.1145\/3307650.3322267","10.1145\/3307650"],"URL":"https:\/\/doi.org\/10.1145\/3307650.3322267","relation":{},"subject":[],"published":{"date-parts":[[2019,6,22]]},"assertion":[{"value":"2019-06-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}