{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,27]],"date-time":"2025-06-27T14:44:23Z","timestamp":1751035463407,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":83,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,22]],"date-time":"2019-06-22T00:00:00Z","timestamp":1561161600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,22]]},"DOI":"10.1145\/3307650.3322272","type":"proceedings-article","created":{"date-parts":[[2019,6,14]],"date-time":"2019-06-14T12:42:33Z","timestamp":1560516153000},"page":"601-614","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":14,"title":["HALO"],"prefix":"10.1145","author":[{"given":"Yifan","family":"Yuan","sequence":"first","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}]},{"given":"Yipeng","family":"Wang","sequence":"additional","affiliation":[{"name":"Intel Labs"}]},{"given":"Ren","family":"Wang","sequence":"additional","affiliation":[{"name":"Intel Labs"}]},{"given":"Jian","family":"Huang","sequence":"additional","affiliation":[{"name":"University of Illinois at Urbana-Champaign"}]}],"member":"320","published-online":{"date-parts":[[2019,6,22]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"Compute Caches. In Proceedings of the 23rd IEEE Symposium on High Performance Computer Architecture (HPCA'17)","author":"Aga Shaizeen","year":"2017","unstructured":"Shaizeen Aga, Supreet Jeloka, Arun Subramaniyan, Satish Narayanasamy, David Blaauw, and Reetuparna Das. 2017. Compute Caches. In Proceedings of the 23rd IEEE Symposium on High Performance Computer Architecture (HPCA'17). Austin, TX."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.917538"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.5815\/ijwmt.2017.01.03"},{"key":"e_1_3_2_1_4_1","first-page":"356","article-title":"Method and Apparatus for Performing Network Routing with Use of Power Efficient TCAM-Based Forwarding Engine Architectures","volume":"7","author":"Basu Anindya","year":"2002","unstructured":"Anindya Basu, Girija J Narlikar, and Francis X Zane. 2002. Method and Apparatus for Performing Network Routing with Use of Power Efficient TCAM-Based Forwarding Engine Architectures. US Patent 7,356,033.","journal-title":"US Patent"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/1879141.1879175"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195647"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.5555\/956417.956577"},{"key":"e_1_3_2_1_9_1","unstructured":"Intel Corporation. 2018. Data Plane Development Kit (DPDK). https:\/\/www.dpdk.org."},{"key":"e_1_3_2_1_10_1","unstructured":"Intel Corporation. 2018. Intel\u00ae Ethernet Converged Network Adapter XL710 10\/40 GbE. https:\/\/www.intel.com\/content\/www\/us\/en\/ethernet-products\/converged-network-adapters\/ethernet-xl710-brief.html."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/NETSOFT.2015.7116144"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416637"},{"key":"e_1_3_2_1_13_1","unstructured":"Dormando. 2018. memcached - A Distributed Memory Object Caching System. https:\/\/memcached.org\/."},{"key":"e_1_3_2_1_14_1","unstructured":"DPDK. 2018. DPDK Programmer's Guide: Access Control. https:\/\/doc.dpdk.org\/guides\/prog_guide\/packet_classif_access_ctrl.html."},{"key":"e_1_3_2_1_15_1","unstructured":"DPDK. 2018. DPDK Programmer's Guide: Packet Framework. https:\/\/doc.dpdk.org\/guides\/prog_guide\/packet_framework.html."},{"volume-title":"per-port configurable EMC","year":"2018","key":"e_1_3_2_1_16_1","unstructured":"dpif-netdev: per-port configurable EMC. 2018. https:\/\/patchwork.ozlabs.org\/patch\/1000597\/."},{"key":"e_1_3_2_1_17_1","volume-title":"Seventh Workshop on Distributed Data and Structures (WDAS'06)","author":"Erlingsson Ulfar","year":"2006","unstructured":"Ulfar Erlingsson, Mark Manasse, and Frank McSherry. 2006. A cool and practical alternative to traditional hash tables. In Seventh Workshop on Distributed Data and Structures (WDAS'06)."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/2482626.2482662"},{"key":"e_1_3_2_1_19_1","unstructured":"FD.io. 2018. VPP (Vector Packet Processing). https:\/\/fd.io."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.5555\/3154630.3154656"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/3307441.3307446"},{"key":"e_1_3_2_1_22_1","unstructured":"gamelinux. 2018. prads: Passive Real-time Asset Detection System. http:\/\/gamelinux.github.io\/prads\/."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.51"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.5555\/3154630.3154638"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151020"},{"key":"e_1_3_2_1_26_1","volume-title":"Hot Interconnects VII","volume":"40","author":"Gupta Pankaj","year":"1999","unstructured":"Pankaj Gupta and Nick McKeown. 1999. Packet Classification Using Hierarchical Intelligent Cuttings. In Hot Interconnects VII, Vol. 40."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2015.7045396"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/1851182.1851207"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2006.14"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/1088149.1088154"},{"key":"e_1_3_2_1_31_1","volume-title":"Proceedings of 11th USENIX Symposium on Networked Systems Design and Implementation (NSDI'14)","author":"Hwang Jinho","year":"2014","unstructured":"Jinho Hwang, K. K. Ramakrishnan, and Timothy Wood and. 2014. NetVM: High Performance and Flexible Networking using Virtualization on Commodity Platforms. In Proceedings of 11th USENIX Symposium on Networked Systems Design and Implementation (NSDI'14). Seattle, WA."},{"key":"e_1_3_2_1_32_1","unstructured":"Intel Corporation. 2018. Intel\u00ae Data Direct I\/O (DDIO). https:\/\/www.intel.com\/content\/www\/us\/en\/io\/data-direct-i-o-technology.html."},{"key":"e_1_3_2_1_33_1","unstructured":"Intel Corporation. 2018. Intel\u00ae VTune\u2122 Performance Ayalyzer. https:\/\/software.intel.com\/en-us\/intel-vtune-amplifier-xe."},{"key":"e_1_3_2_1_34_1","unstructured":"Intel Corporation. 2018. Intel\u00ae Xeon\u00ae Platinum 8160 Processor. https:\/\/ark.intel.com\/products\/120501\/Intel-Xeon-Platinum-8160-Processor-33M-Cache-2_10-GHz."},{"key":"e_1_3_2_1_35_1","unstructured":"ixia. 2018. IxNETWORK: L2-3 network infrastructure performance testing. https:\/\/www.ixiacom.com\/products\/ixnetwork."},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.5555\/2616448.2616493"},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.5555\/2789770.2789799"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.5555\/3307441.3307457"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1145\/605397.605420"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/2741948.2741969"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540748"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.5555\/2616448.2616468"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1145\/2751205.2751231"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/1080091.1080115"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE.2013.6544812"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/2934872.2934897"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123977"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132402.3132434"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1145\/3132747.3132763"},{"key":"e_1_3_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1145\/2168836.2168855"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.5555\/2616448.2616491"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2009.22"},{"key":"e_1_3_2_1_54_1","volume-title":"A Tool to Model Large Caches. HP laboratories","author":"Muralimanohar Naveen","year":"2009","unstructured":"Naveen Muralimanohar, Rajeev Balasubramonian, and Norman P Jouppi. 2009. CACTI 6.0: A Tool to Model Large Caches. HP laboratories (2009)."},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/INM.2015.7140348"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/3230543.3230560"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jalgor.2003.12.002"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.5555\/3026877.3026894"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.5555\/2789770.2789779"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1109\/LANMAN.2015.7114735"},{"key":"e_1_3_2_1_62_1","volume-title":"Proceedings of the 21st USENIX Security Symposium (USENIX Security'12)","author":"Rizzo Luigi","year":"2012","unstructured":"Luigi Rizzo. 2012. Netmap: A Novel Framework for Fast Packet I\/O. In Proceedings of the 21st USENIX Security Symposium (USENIX Security'12). Bellevue, WA."},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/2413176.2413185"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.5555\/1039834.1039864"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/2785956.2787472"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.5555\/2228298.2228331"},{"key":"e_1_3_2_1_67_1","volume-title":"Proceedings of Hot Interconnects","author":"Shah Devavrat","year":"2000","unstructured":"Devavrat Shah and Pankaj Gupta. 2000. Fast Incremental Updates on Ternary-CAMs for Routing Lookups and Packet Classification. In Proceedings of Hot Interconnects. San Francisco, CA."},{"key":"e_1_3_2_1_68_1","doi-asserted-by":"publisher","DOI":"10.1145\/863955.863980"},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1145\/316188.316216"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/3098822.3098826"},{"key":"e_1_3_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.5"},{"key":"e_1_3_2_1_72_1","unstructured":"Sourcefire's Vulnerability Research Team. 2018. VRT Rule Set. https:\/\/www.snort.org\/talos."},{"key":"e_1_3_2_1_73_1","unstructured":"Emerging Threats. 2018. Emerging Threats Open Rulesets. https:\/\/doc.emergingthreats.net."},{"key":"e_1_3_2_1_74_1","doi-asserted-by":"publisher","DOI":"10.1109\/NETSOFT.2016.7502464"},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215736"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2012.47"},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2309350"},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1145\/1851182.1851208"},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1145\/78922.78925"},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1145\/2619239.2626297"},{"key":"e_1_3_2_1_81_1","doi-asserted-by":"publisher","DOI":"10.5555\/1025124.1025890"},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1145\/3183713.3196931"},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1145\/2535372.2535379"}],"event":{"name":"ISCA '19: The 46th Annual International Symposium on Computer Architecture","sponsor":["SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS\\DATC IEEE Computer Society"],"location":"Phoenix Arizona","acronym":"ISCA '19"},"container-title":["Proceedings of the 46th International Symposium on Computer Architecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3307650.3322272","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3307650.3322272","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:54:06Z","timestamp":1750204446000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3307650.3322272"}},"subtitle":["accelerating flow classification for scalable packet processing in NFV"],"short-title":[],"issued":{"date-parts":[[2019,6,22]]},"references-count":83,"alternative-id":["10.1145\/3307650.3322272","10.1145\/3307650"],"URL":"https:\/\/doi.org\/10.1145\/3307650.3322272","relation":{},"subject":[],"published":{"date-parts":[[2019,6,22]]},"assertion":[{"value":"2019-06-22","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}