{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,18]],"date-time":"2025-06-18T04:29:17Z","timestamp":1750220957399,"version":"3.41.0"},"publisher-location":"New York, NY, USA","reference-count":18,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,15]],"date-time":"2019-06-15T00:00:00Z","timestamp":1560556800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,15]]},"DOI":"10.1145\/3307772.3330176","type":"proceedings-article","created":{"date-parts":[[2019,6,13]],"date-time":"2019-06-13T12:09:40Z","timestamp":1560427780000},"page":"428-430","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Bridging the Gap"],"prefix":"10.1145","author":[{"given":"Benedict","family":"Herzog","sequence":"first","affiliation":[{"name":"Friedrich-Alexander University Erlangen-N\u00fcrnberg (FAU)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Timo","family":"H\u00f6nig","sequence":"additional","affiliation":[{"name":"Friedrich-Alexander University Erlangen-N\u00fcrnberg (FAU)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wolfgang","family":"Schr\u00f6der-Preikschat","sequence":"additional","affiliation":[{"name":"Friedrich-Alexander University Erlangen-N\u00fcrnberg (FAU)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Max","family":"Plauth","sequence":"additional","affiliation":[{"name":"Hasso Plattner Institute for Digital Engineering, University of Potsdam"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sven","family":"K\u00f6hler","sequence":"additional","affiliation":[{"name":"Hasso Plattner Institute for Digital Engineering, University of Potsdam"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Polze","sequence":"additional","affiliation":[{"name":"Hasso Plattner Institute for Digital Engineering, University of Potsdam"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"320","published-online":{"date-parts":[[2019,6,15]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155641"},{"key":"e_1_3_2_1_2_1","unstructured":"Intel Corp. 2018. Intel Xeon Gold 6138P Processor Specifications. (2018). https:\/\/ark.intel.com\/content\/www\/us\/en\/ark\/products\/139940\/intel-xeon-gold-6138p-processor-27-5m-cache-2-00-ghz.html  Intel Corp. 2018. Intel Xeon Gold 6138P Processor Specifications. (2018). https:\/\/ark.intel.com\/content\/www\/us\/en\/ark\/products\/139940\/intel-xeon-gold-6138p-processor-27-5m-cache-2-00-ghz.html"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.224"},{"key":"e_1_3_2_1_4_1","volume-title":"POWER NX842 Compression for Db2. (Sept","author":"Hellmuth Holger","year":"2017","unstructured":"Holger Hellmuth and Joern Klauke . 2017. POWER NX842 Compression for Db2. (Sept . 2017 ). White Paper . Holger Hellmuth and Joern Klauke. 2017. POWER NX842 Compression for Db2. (Sept. 2017). White Paper."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3217189.3217193"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/3297280.3297338"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307772.3328284"},{"key":"e_1_3_2_1_8_1","volume-title":"Proceedings of the 2019 ACM SIGCOMM e-Energy Conference (e-Energy '19)","author":"Horn Jimmy","year":"2019","unstructured":"Jimmy Horn , Ali Khodabakhsh , Evdokia Nikolova , and Emmanouil Pountourakis . 2019 . Prosumer Pricing, Incentives and Fairness . In Proceedings of the 2019 ACM SIGCOMM e-Energy Conference (e-Energy '19) . Jimmy Horn, Ali Khodabakhsh, Evdokia Nikolova, and Emmanouil Pountourakis. 2019. Prosumer Pricing, Incentives and Fairness. In Proceedings of the 2019 ACM SIGCOMM e-Energy Conference (e-Energy '19)."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1994.573184"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2005.3"},{"key":"e_1_3_2_1_11_1","volume-title":"https:\/\/www.xilinx.com\/support\/documentation\/selection-guides\/zynq-ultrascale-plus-product-selection-guide.pdf","author":"Xilinx Inc. 2018. Xilinx UltraScale+ MPSoC Product Tables.","year":"2018","unstructured":"Xilinx Inc. 2018. Xilinx UltraScale+ MPSoC Product Tables. ( 2018 ). https:\/\/www.xilinx.com\/support\/documentation\/selection-guides\/zynq-ultrascale-plus-product-selection-guide.pdf Xilinx Inc. 2018. Xilinx UltraScale+ MPSoC Product Tables. (2018). https:\/\/www.xilinx.com\/support\/documentation\/selection-guides\/zynq-ultrascale-plus-product-selection-guide.pdf"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307772.3328299"},{"key":"e_1_3_2_1_13_1","unstructured":"Arm Limited. 2017. ARM Mali-G72 iGPU Specifications. (2017). https:\/\/developer.arm.com\/ip-products\/graphics-and-multimedia\/mali-gpus\/mali-g72-gpu  Arm Limited. 2017. ARM Mali-G72 iGPU Specifications. (2017). https:\/\/developer.arm.com\/ip-products\/graphics-and-multimedia\/mali-gpus\/mali-g72-gpu"},{"key":"e_1_3_2_1_14_1","volume-title":"GPU Technology Conference (GTC).","author":"Lin Yuan","year":"2013","unstructured":"Yuan Lin . 2013 . Building GPU Compilers with libNVVM . In GPU Technology Conference (GTC). Yuan Lin. 2013. Building GPU Compilers with libNVVM. In GPU Technology Conference (GTC)."},{"key":"e_1_3_2_1_15_1","volume-title":"Proceedings of the 2008 Workshop on Power-Aware Computing and Systems (HotPower'08)","author":"Merkel Andreas","year":"2008","unstructured":"Andreas Merkel and Frank Bellosa . 2008 . Memory-aware Scheduling for Energy Efficiency on Multicore Processors . In Proceedings of the 2008 Workshop on Power-Aware Computing and Systems (HotPower'08) . 123--130. Andreas Merkel and Frank Bellosa. 2008. Memory-aware Scheduling for Energy Efficiency on Multicore Processors. In Proceedings of the 2008 Workshop on Power-Aware Computing and Systems (HotPower'08). 123--130."},{"volume-title":"SIMD Vectorization and Offloading. In 2016 Third Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC). 21--31","author":"Tian X.","key":"e_1_3_2_1_16_1","unstructured":"X. Tian , H. Saito , E. Su , A. Gaba , M. Masten , E. Garcia , and A. Zaks . 2016. LLVM Framework and IR Extensions for Parallelization , SIMD Vectorization and Offloading. In 2016 Third Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC). 21--31 . X. Tian, H. Saito, E. Su, A. Gaba, M. Masten, E. Garcia, and A. Zaks. 2016. LLVM Framework and IR Extensions for Parallelization, SIMD Vectorization and Offloading. In 2016 Third Workshop on the LLVM Compiler Infrastructure in HPC (LLVM-HPC). 21--31."},{"key":"e_1_3_2_1_17_1","unstructured":"WikiChip. 2017. Intel Iris Plus Graphics 650 Specifications. (2017). https:\/\/en.wikichip.org\/wiki\/intel\/irisplusgraphics650  WikiChip. 2017. Intel Iris Plus Graphics 650 Specifications. (2017). https:\/\/en.wikichip.org\/wiki\/intel\/irisplusgraphics650"},{"key":"e_1_3_2_1_18_1","unstructured":"WikiChip. 2018. AMD Raven Ridge APU Specifications. (2018). https:\/\/en.wikichip.org\/wiki\/amd\/cores\/ravenridge  WikiChip. 2018. AMD Raven Ridge APU Specifications. (2018). https:\/\/en.wikichip.org\/wiki\/amd\/cores\/ravenridge"}],"event":{"name":"e-Energy '19: The Tenth ACM International Conference on Future Energy Systems","sponsor":["SIGEnergy ACM Special Interest Group on Energy Systems and Informatics"],"location":"Phoenix AZ USA","acronym":"e-Energy '19"},"container-title":["Proceedings of the Tenth ACM International Conference on Future Energy Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3307772.3330176","content-type":"unspecified","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3307772.3330176","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,17]],"date-time":"2025-06-17T23:54:07Z","timestamp":1750204447000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3307772.3330176"}},"subtitle":["Energy-efficient Execution of Software Workloads on Heterogeneous Hardware Components"],"short-title":[],"issued":{"date-parts":[[2019,6,15]]},"references-count":18,"alternative-id":["10.1145\/3307772.3330176","10.1145\/3307772"],"URL":"https:\/\/doi.org\/10.1145\/3307772.3330176","relation":{},"subject":[],"published":{"date-parts":[[2019,6,15]]},"assertion":[{"value":"2019-06-15","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}